System Support
Configuration Cycles
Devices on the PCI bus must comply with PCI protocol that allows configuration of that device by software. In this system, configuration mechanism #1 (as described in the PCI Local Bus specification Rev. 2.3) is employed. This method uses two
PCI Configuration Data Register | PCI Configuration Address Register | |||
I/O Port 0CFCh, R/W, | I/O Port 0CF8h, R/W, | |||
|
|
|
| |
Bit | Function | Bit | Function | |
|
|
|
| |
31 | Configuration Enable | 31..0 | Configuration Data. | |
| 0 | = Disabled |
|
|
| 1 | = Enable |
|
|
30..24
23..16 Bus Number. Selects PCI bus
15..11 PCI Device Number. Selects PCI device for access
10..8 Function Number. Selects function of selected PCI device.
7..2 Register Index. Specifies config. reg.
1,0 Configuration Cycle Type ID.
00 = Type 0
01 = Type 1
Two types of configuration cycles are used. A Type 0 (zero) cycle is targeted to a device on the PCI bus on which the cycle is running. A Type 1 cycle is targeted to a device on a downstream PCI bus as identified by bus number bits <23..16>. With three or more PCI buses, a PCI bridge may convert a Type 1 to a Type 0 if it's destined for a device being serviced by that bridge or it may forward the Type 1 cycle unmodified if it is destined for a device being serviced by a downstream bridge. Figure
3 | 2 | 2 | 1 | 1 | 1 | 1 | 8 | 7 | 2 | 1 | 0 [1] |
Register 0CF8h | Reserved |
| Bus |
| Device |
| Function | Register |
|
| |
| Number |
| Number |
| Number |
| Index |
|
| ||
|
|
|
|
|
|
|
| ||||
Results in: |
|
|
|
|
|
|
|
|
|
|
|
AD31..0 | IDSEL (only one signal line asserted) |
| Function | Register |
|
| |||||
(w/Type 00 |
| Number |
| Index |
|
| |||||
Config. Cycle) |
|
|
|
|
|
|
|
|
|
|
|
NOTES:
[1] Bits <1,0> : 00 = Type 0 Cycle, 01 = Type 1 cycle Type 01 cycle only. Reserved on Type 00 cycle.
Figure
Technical Reference Guide |