| |
GigPMC Switch | Board and Driver Users Manual |
6.6 DEFAULT REGISTER SETTINGS
The following lists the default register settings for the Intel 82546 Gigabit controller on the cards (copper models):
in: unit: 0, ioAddr: 40020000, mac regs:
CTRL: (0x0000): | 0x18f41ae1 | (PRST: 0, TFCE: 1, RFCE: 1, | RST: 0, LRST: 0, | |
FD: 1) |
| (FRCD: 1, FRCS: 1, SPD: 2, ILOS: 1, ASDE: 1) | ||
STATUS: (0x0008): | 0x0000db83 | |||
(PCIX: 0, BU64: 1, PC66: 1, | TBI: 0, TXOF: 0) | |||
EECD: (0x0010): | 0x110 | ( LU: 1, FD: 1) |
| |
EERD: (0x0014): | 0xd8953f10 |
|
| |
0xc00 |
|
| ||
MDIC: (0x0020): | 0x14204140 |
|
| |
FCAL: (0x0028): | 0xc28001 |
|
| |
FCAH: (0x002c): | 0x100 |
|
| |
FCT: (0x0030): | 0x8808 |
|
| |
VET: (0x0038): | 0x8100 |
|
| |
ICR: (0x00c0): | 0x0 |
|
| |
ITR: (0x00c4): | 0x0 |
|
| |
ICS: (0x00c8): | 0x0 |
|
| |
IMS: (0x00d0): | 0x1d0df |
|
| |
IMC: (0x00d8): | 0x1d0df |
|
| |
RCTL: (0x0100): | 0x643822a (EN: 1, BAM: 1, bsize: 3) |
| ||
FCTTV: (0x0170): | 0x200 |
|
| |
TXCW: (0x0178): | 0x1a0 |
|
| |
RXCW: (0x0180): | 0xc000000 |
|
| |
TCTL: (0x0400): | 0x204000a |
|
| |
TIPG: (0x0410): | 0x802008 |
|
| |
LEDCTL: (0x0e00): | 0x7060f09 |
|
| |
PBA: (0x1000): | 0x100030 |
|
| |
RDBAL: (0x2800): | 0x817792b0 |
|
| |
RDBAH: (0x2804): | 0x0 |
|
| |
RDLEN: (0x2808): | 0x1000 |
|
| |
RDH: (0x2810): | 0x0 |
|
| |
RDT: (0x2818): | 0xff |
|
| |
RDTR: (0x2820): | 0x32 |
|
| |
RADV: (0x282c): | 0x32 |
|
| |
TDBAL: (0x3800): | 0x817782b0 |
|
| |
TDBAH: (0x3804): | 0x0 |
|
| |
TDLEN: (0x3808): | 0x1000 |
|
| |
TDH: (0x3810): | 0x0 |
|
| |
TDT: (0x3818): | 0x0 |
|
| |
TIDV: (0x3820): | 0x32 |
|
| |
TXDCTL: (0x3828): | 0x1040202 |
|
| |
TADV: (0x382c): | 0x32 |
|
| |
RAL[0]: (0x5400): | 0xcc25000 |
|
| |
RAH[0]: (0x5404): | 0x80001e99 |
|
| |
RAL[1]: (0x5408): | 0xcc25000 |
|
| |
RAH[1]: (0x540c): | 0x8000fe90 |
|
| |
RAL[2]: (0x5410): | 0xcc25000 |
|
| |
RAH[2]: (0x5414): | 0x8000ff90 |
|
| |
DSS NETWORKS, INC. | Version: 2.6 | Page: 22 |
