![](/images/backgrounds/142068/bg11.png)
■JUNOS 5.5 and laterSoftware release
■Two OC3 ports
■Power requirement: 0.41 A @ 48 V (20 W)
■Intelligent queuing (IQ) PICs support fine-grained queuing per logical interface
■Conforms to ANSI T1.105-1991 and T1E1.2/93-020R1
■ATM and SONET/SDH standards compliant
■Alarm and event counting and detection
■Compatible with well-known ATM switches
■ATM switch ID, which displays the switch IP address and local interface name of the
adjacent Fore ATM switches
Description
■Single 3010 SAR for segmentation and reassembly into 53 byte ATM cells
■High-performance parsing of SONET/SDH frames
■ASIC-based packet segmentation and reassembly (SAR) management and output port
queuing
■64 MB SDRAM memory for ATM SAR
■Packet buffering, Layer 2 parsing
Hardware features
ATM2 OC3/STM1 IQ PIC ■17
ATM2 OC3/STM1 IQ PIC