BR24C32F-X (IC703) : EEPROM
1. Pin layout
Vcc WP SCL SDA
| A0 | A1 | A2 | GND |
|
|
| |
2. Block diagram |
|
|
|
|
|
| ||
A0 | 1 |
| 32k bit EEPROM ARRAY |
| 8 | Vcc | ||
|
| 12bit |
|
| 8bit |
|
| |
A1 | 2 | ADDERESS | SLAVE/WORD | DATA | 7 | WP | ||
DECODER | 12bit ADDRESS REGISTER | REGISTER | ||||||
|
|
|
| |||||
|
|
| START | STOP |
|
|
| |
A2 | 3 | CONTROL LOGIC |
|
| 6 | SCL | ||
|
|
|
|
|
| |||
|
|
|
| ACK |
|
|
| |
GND 4 | HIGH VOLTAGE GEN. |
| Vcc LEVEL DETECT |
|
|
| 5 SDA |
|
|
|
|
3. Pin function
Pin No. | I/O | Functions |
|
|
|
Vcc | - | Power supply |
GND | - | Ground (0V) |
AO,A1,A2 | IN | Slave address set |
SCL | IN | Serial clock input |
SDA | I/O | Slave and word address/Serial data output |
WP | IN | Write protect input |
