![](/images/new-backgrounds/1135445/13544559x1.webp)
TS-440S
MB8418-LP20-GRA (Control unit 1050 )
AI O
OE1 0
|
|
| Addres s | Lo w |
|
|
| buffer | decode r |
,uPD7800 |
|
|
|
|
|
| A4 n |
|
|
|
| a | }CA B |
|
|
| A3 0 | Address |
|
|
|
|
| |
| 0E0 | .~ S | buffe r |
|
|
|
|
| |
| WR | WE | Inpu t |
|
|
|
| buffe |
|
|
|
| cs e |
|
| Q50 |
| Inpu t |
|
TL | De, |
| CS B | |
| buffer | |||
B |
|
|
| |
(IC4) |
|
|
|
|
|
| cs , |
|
|
SEMICONDUCTO R
|
|
| mo o |
|
|
|
|
| GN D |
|
|
Memoria l |
|
| Symbol | Pin nam e | |
Alley |
|
| Address inpu t | ||
128 x16 x 8 |
|
| |||
|
|
|
|
| |
|
|
| I(1 — II Ix | Data in/ou t |
|
|
|
| CS | Chip select | 1 |
|
|
| CS 2 | Chip select | 2 |
I/O gat e |
|
| WE | Write enabl e | |
column decode r |
|
| |||
|
|
|
|
| |
|
|
| Vcc | Power (1 .5 V ) | |
| L |
| GND | GN D |
|
|
|
|
|
| |
I /0 buffe r |
| CAB | NC . | No connection | |
|
|
|
|
Y1 | |
7 I | lO x |
T +5 V | — I/O Dolt) — |
SN74LS138
BAT T
MBM27128 (Control unit IC52)
|
|
|
|
|
| Data outpu t |
|
pPD7800 |
|
| +15 V | Vcc |
| 00' ~~ 0 7 — |
|
|
|
|
|
|
| ||
|
|
| GN D |
|
| Pin nam e | |
| 17 | RD |
|
|
| ||
|
| VPP |
|
|
| ||
|
|
|
|
|
| ||
|
|
|
|
|
|
| |
|
|
|
| O E | Output enabl e |
| Oo — O7 |
|
|
|
| C E |
| ||
|
|
|
| Chip enabl e | Output Buffer | ||
|
|
|
|
| |||
+15 V |
| PGM | CE | ||||
| Prog, roglc |
| |||||
|
|
| o | A O |
|
| OE |
|
|
| Y decoder | Y selection |
| ||
|
|
|
| Aa | PGM | ||
|
|
|
|
|
| ||
|
|
|
|
|
|
| |
| v |
| }BPD |
|
|
| Vcc |
|
| 7800 |
|
|
| ||
| Yt O |
|
|
| 131072 bi t | Vpp | |
Y0 0 |
|
|
|
| |||
|
|
|
|
| |||
15 | 14 |
|
|
| X decoder | (512 x 256 ) | GND |
|
|
|
|
Memoria l
SN74LSI38
all y
Address inpu t Data outpu t Chip enable inpu t Output enable inpu t Program inpu t Power suppl y Program power suppl y
GN D
30