Ultra Fast USB 2.0
Datasheet
Chapter 2 Block Diagram
USB Host
PHY SIE CTL
BUS
INTFC
AUTO_
CBW
PROC
BUS FMDU INTFC CTL
FMI
SD/
MMC
CF/
GPIO (16)
MS
SM
EP0 TX
EP0 RX
BUS RAM INTFC
EP1 RX
4K total
PLL 1.8V Reg
RAM 10KB
ROM
64KB*
Clock
Generation and
Control
ADDR
MAP
EP1 TX
EP2 RX
EP2 TX
XDATA BRIDGE + BUS ARBITER
Program Memory I/O Bus
8051SFR
PROCESSORRAM
PWR_FET0 |
|
|
| GPIO8/CARD_PWR0 |
|
|
| ||
|
|
|
|
|
PWR_FET1 |
|
|
|
|
|
|
| GPIO9/CARD_PWR1 | |
|
|
|
|
|
PWR_FET2 |
|
|
|
|
|
|
| GPIO10/CARD_PWR2 | |
|
|
|
|
|
PWR_FET3 |
|
|
|
|
|
|
| GPIO11/CARD_PWR3 | |
|
|
|
|
|
GPIOs |
|
|
| 11 pins |
|
|
|
|
|
*ROM is not available in USB2259
Figure 2.1 USB2250/50i/51/51i Block Diagram
SMSC USB2250/50i/51/51i | 7 | Revision 1.1 |
DATASHEET