Transcend Information TS16G-64GCF400, 400X True IDE PIO Mode Read/Write Timing Specification, T6Z

TS16G~64GCF400 400X CompactFlash Card

￿True IDE PIO Mode Read/Write Timing Specification

	Item				Mode
		0	1	2		3	4	5
t0	Cycle time (min)	600	383	240		180	120	100
t1	Address Valid to HIOE/HIOW	70	50	30		30	25	15
	setup (min)
t2	HIOE/HIOW (min)	165	125	100		80	70	65
t2	HIOE/HIOW (min) Register (8 bit)	290	290	290		80	70	65
t2i	HIOE/HIOW recovery time (min)	-	-	-		70	25	25
t3	HIOW data setup (min)	60	45	30		30	20	20
t4	HIOW data hold (min)	30	20	15		10	10	5
t5	HIOE data setup (min)	50	35	20		20	20	15
t6	HIOE data hold (min)	5	5	5		5	5	5
T6Z	HIOE data tristate (max)	30	30	30		30	30	20
t7	Address valid to -IOCS16	90	50	40		n/a	n/a	n/a
	assertion (max)
t8	Address valid to -IOCS16 released	60	45	30		n/a	n/a	n/a
	(max)
t9	HIOE/HIOW to address valid hold	20	15	10		10	10	10
tRD	Read Data Valid to IORDY active	0	0	0		0	0	0
	(min), if IORDY initially low after tA
tA	IORDY Setup time	35	35	35		35	35	na5
tB	IORDY Pulse Width (max)	1250	1250	1250		1250	1250	na5
tC	IORDY assertion to release (max)	5	5	5		5	5	na5

6

80

10

55

55

20

15

5

10

5

20

n/a

n/a

10

0

na5

na5

na5

Note

1

1

1

1

2

4

4

3

Notes: All timings are in nanoseconds. The maximum load on -IOCS16 is 1 LSTTL with a 50 pF (40pF below 120nsec Cycle Time) total load. All times are in nanoseconds. Minimum time from -IORDY high to -HIOE high is 0 nsec, but minimum -HIOE width shall still be met.

1)t0 is the minimum total cycle time, t2 is the minimum command active time, and t2i is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of t0, t2, and t2i shall be met. The minimum total cycle time requirement is greater than the sum of t2 and t2i. This means a host implementation can lengthen either or both t2 or t2i to ensure that t0 is equal to or greater than the value reported in the device’s identify device data. A CompactFlash Storage Card implementation shall support any legal host implementation.

2)This parameter specifies the time from the negation edge of -HIOE to the time that the data bus is no longer driven by the CompactFlash Storage Card (tri-state).

3)The delay from the activation of -HIOE or -HIOW until the state of IORDY is first sampled. If IORDY is inactive then the host shall wait until IORDY is active before the PIO cycle can be completed. If the CompactFlash Storage Card is not driving IORDY negated at tA after the activation of -HIOE or -HIOW, then t5 shall be met and tRD is not applicable. If the CompactFlash Storage Card is driving IORDY negated at the time tA after the activation of -HIOE or -HIOW, then tRD shall be met and t5 is not applicable.

4)t7 and t8 apply only to modes 0, 1 and 2. For other modes, this signal is not valid.

5)IORDY is not supported in this mode.

Transcend Information Inc. 28

V1.0