Signal Description | Transcend Information TS2G-8GCF266 instruction

TS2G~8GCF266		266X CompactFlash Card

Signal Description

Transcend Information Inc.

6

Image 6

Transcend Information TS2G-8GCF266 manual Signal Description

Contents

Placement Features DimensionsDescription Transcend Block Diagram Pin Assignments and Pin Type TS2G~8GCF266 Signal Description TS2G~8GCF266 TS2G~8GCF266 TS2G~8GCF266 TS2G~8GCF266 Electrical Specification Output Drive Type Output Drive Characteristics Signal Interface TS2G~8GCF266266X CompactFlash Card Pull-up pin 45 BVD2 to avoid sensing their batteries as Low Ultra DMA Electrical Requirements Series termination required for Ultra DMA operationTable Typical Series Termination for Ultra DMA Ultra DMA Mode Cabling Requirement Attribute Memory Read Timing Specification TS2G~8GCF266 Common Memory Read Timing Specification Common Memory Write Timing Specification Input Read Timing Specification TS2G~8GCF266 Output Write Timing Specification TS2G~8GCF266 True IDE PIO Mode Read/Write Timing Specification TS2G~8GCF266 True IDE Ultra DMA Mode Read/Write Timing Specification Table Ultra DMA Data Burst Timing TS2G~8GCF266 TS2G~8GCF266 TS2G~8GCF266 TS2G~8GCF266 Card Configuration Single Function CF+ CardsMultiple Function CF+ Cards Table CF+ Card Configuration Registers Decoding Table CF+ Card Register and Memory Space Decoding Attribute Memory Function Attribute Memory Function Configuration Option Register Base + 00h in Attribute Memory TS2G~8GCF266 Pin Replacement Register Base + 04h in Attribute Memory Socket and Copy Register Base + 06h in Attribute Memory Table Pcmcia Mode I/O Function Transfer Function Common Memory Transfer Function Table Common Memory Function True IDE Mode I/O Transfer Function Metaformat Overview CF-ATA Drive Register Set Definition and Protocol Primary and Secondary Address Configurations Table Primary and Secondary I/O Decoding Contiguous I/O Mapped Addressing Table Contiguous I/O Decoding True IDE Mode Addressing Memory Mapped Addressing CF-ATA Registers Data Register Address 1F0h170hOffset 0,8,9 Sector Number LBA 7-0 Register Address 1F3h173h Offset Feature Register Address 1F1h171h Offset 1, 0Dh Write OnlySector Count Register Address 1F2h172h Offset Cylinder Low LBA 15-8 Register Address 1F4h174h Offset TS2G~8GCF266 Device Control Register Address 3F6h376h Offset Eh Card Drive Address Register Address 3F7h377h Offset Fh CF-ATA Command Set Check Power Mode 98h or E5h Execute Drive Diagnostic 90h Erase Sectors C0h Flush Cache E7h Format Track 50h Identify Device Ech TS2G~8GCF266 Word 0 General Configuration Word 6 Default Number of Sectors per Track Word 1 Default Number of CylindersWord 3 Default Number of Heads Word 49 Capabilities Bit 13 Standby Timer Translation Parameters Valid Multiple Sector SettingTotal Sectors Addressable in LBA Mode Current Number of Cylinders, Heads, Sectors/Track Recommended Multiword DMA transfer cycle time Words 82-84 Features/command sets supportedWord 65 Minimum Multiword DMA transfer cycle time Word 68 Minimum PIO transfer cycle time with Iordy Words 85-87 Features/command sets enabled Word 88 Ultra DMA Modes Supported and Selected Word 89 Time required for Security erase unit completion Word 128 Security Status Bit 8 Security Level Word 91 Advanced power management level valueWord 160 Power Requirement Description Additional Requirements for CF Advanced Timing Modes TS2G~8GCF266 Idle 97h or E3h Idle Immediate 95h or E1h Initialize Drive Parameters 91hNOP 00h Read Buffer E4h Read DMA C8h Read Long Sector 22h or 23h TS2G~8GCF266 Recalibrate 1Xh Request Sense 03h Seek 7Xh Set Features EFh Feature Supported TS2G~8GCF266 Standby Immediate 94h or E0h Translate Sector 87h Translate Sector Information Wear Level F5h Write Buffer E8h Write DMA CAh TS2G~8GCF266 TS2G~8GCF266 Error Posting Smart Command Set Smart Command Set Smart Feature Register ValuesS. Table Capacity Smart Data Structure Decription