Intel Intel NetStructure Single Board Computer manual Main Menu, Bios Setup Program Menu Bar

Page 63

MPCBL0010 SBC—BIOS Setup

7.0BIOS Setup

7.1Introduction

The MPCBL0010 SBC BIOS is based on AMIBIOS8*. The BIOS Setup program can be used to view and change the BIOS settings for the SBC. The BIOS Setup program is accessed by pressing the <DEL> key (or F4 on a remote keyboard) after the Power-On Self-Test (POST) begins and before the operating system boot begins. Table 25 lists the BIOS Setup program menu features.

Table 25.

BIOS Setup Program Menu Bar

 

 

 

 

 

 

 

 

 

 

 

 

 

Main

Advanced

PCIPnP

Boot

Security

Chipset

Exit

 

Allocates

Configures

 

 

 

 

Saves or

 

advanced

Configures

Selects boot

Sets

Configures

discards

 

resources for

features

options and

passwords

changes to

 

PCI Plug and

MCH and ICH

 

hardware

available

power supply

and security

Setup

 

Play features.

features.

 

components.

through the

controls.

features.

program

 

 

chipset.

 

 

 

 

options.

 

 

 

 

 

 

 

 

Table 26 lists the function keys available for menu screens.

Table 26.

BIOS Setup Program Function Keys

 

 

 

 

BIOS Setup Program

Description

 

Function Key

 

 

 

 

 

 

<←> or <→>

Selects a different menu screen (moves the cursor left or right).

 

 

 

 

<↑ > or <↓>

Selects an item (moves the cursor up or down).

 

 

 

 

<Tab>

Selects a field (not implemented).

 

 

 

 

<Enter>

Executes command or selects the sub-menu.

 

 

 

 

<F10>

Saves the current values and exits the BIOS Setup program.

 

 

 

 

<Esc>

Exits the menu.

 

 

 

7.2 Main Menu

To access this menu, select Main on the menu bar at the top of the screen.

Main Advanced PCIPnP Boot Security Chipset Exit

Intel NetStructure® MPCBL0010 Single Board Computer

 

Technical Product Specification

October 2006

62

Order Number: 304120

Page 62 Page 64
Image 63
Page 62 Page 64
Contents Intel NetStructure MPCBL0010 Single Board Computer Technical Product SpecificationOrder Number Contents 1.3 Weight1.1 1.2Hardware Management Overview 10.8 OEM Ipmi Commands10.8.1 Reset Bios Flash Type PwrBtn usage132 10.8.2131 10.8.2.1Component Technology 179 Warranty Information 180 16.1 177178 Warm Reset Block Diagram Safety Warnings20.5 Chinese Safety Warning AdvancedMC Direct Connect Switch Block DiagramTables Supported Memory Configurations Jumper Definitions103 100101 102SOL Configuration Reference Script Command-line Options 151 Reset Bios Flash Type 131Hot Swap LED Signals 136 Reset Actions 140Date Revision Description Revision HistoryDocument Organization IntroductionGlossary Phase-locked Loop That allows your networked client computer to boot using aIntelligent Platform Management Bus. Physical two-wire See the Low Pin Count LPC Interface specificationFeature Overview ApplicationFunctional Description Chipset Low Voltage Intel Xeon Processor2.3 64-Bit PCI Hub Memory J10, J12Memory Controller Hub 2.2 I/O Controller Hub4.1 I/O Controller Hub TimersSupported Memory Configurations 4 I/O4.6 USB AdvancedMC AMC Connector J18, J19Gigabit Ethernet 4.5 10/100 Fast EthernetFirmware Hubs 6.1 FWH0 Main BiosPower Feed Fuses Onboard Power Supplies6.2 FWH1 Backup/Recovery Bios Flash ROM Backup MechanismTelecom Clock IpmcAdvancedMC Direct Connect AdvancedTCA Compliance AdvancedMCA Direct Connect Switch Block DiagramJumpers Operating the UnitMPCBL0010 SBC Name Function with Jumper Present On Removed OffAdvancedMC Filler Panel AdvancedMC Filler PanelsRemove the cover Installing MemoryInsert two matched pair DIMMs Installing and Extracting the SBCChassis Extraction Chassis InstallationSolid blue Software Updates AdvancedMC Module Installation and ExtractionBios Configuration Remote Access ConfigurationBios Updates Loading\Saving Custom Bios ConfigurationBios Image Command Behavior Saving BIOS.bin to the SBC Copying BIOS.bin from the SBCFlashlnx Utility Command Line Options Ipmc Firmware UpdatesFlashlnx Command Line Options Ipmc Firmware Upgrade Using the KCS InterfaceDigital Ground to Chassis Ground Connectivity Digital Ground and Chassis Ground Isolated DefaultBoard Outline SpecificationsMechanical Specifications Environmental SpecificationsGeneral Assumptions Reliability SpecificationsMean Time Between Failure Mtbf Specifications Environmental AssumptionsGeneral Notes WeightPower Requirements Power ConsumptionConnectors and LEDs Backplane Description Connectors Connectors and LEDs-MPCBL0010 SBCFront Panel Description Connectors Front Panel Front Panel Connector AssignmentsPower Distribution Connector P10 Backplane ConnectorsAdvancedTCA Data Transport Connector J23 Power Distribution Connector Zone 1 P10 Pin AssignmentsPin Signal Description Data Transport Connector Zone 2 J23 Pin AdvancedTCA Data Transport Connector J20AdvancedTCA* Data Transport Connector Zone 2 J20 Pin Alignment BlocksPost Code Connector Pin Assignments On-Board ConnectorsPost Code Connector J13 Extended IPT700 Debug Port Connector J25Function Front Panel ConnectorsEthernet 10/100 Debug Connector J3 Ethernet 10/100 Debug Connector LED OperationSerial Port Connector J5 USB Connector J4Serial Port Connector J5 Pin Assignments AdvancedMC* Connectors J18, J19AdvancedMC* Connector Pin Assignments LEDs AdvancedMC* ConnectorOOS OOS Front Panel LED Descriptions Sheet 1Front Panel LED Descriptions Sheet 2 Post LED CodesExample Post LED Codes Reset ButtonIntroduction Bios FeaturesBios Flash Memory Organization Redundant Bios FunctionalityLanguage Support Recovering Bios DataBoot Options Legacy USB SupportBooting without Attached Devices Fast Booting SystemsBios Security Features CD-ROM and Network BootESC OP ESC OQ ESC or ESC OS Supervisor and User Password FunctionsFunction Key Escape Code Equivalents Sheet 1 Key Escape SequenceESC OZ Function Key Escape Code Equivalents Sheet 2ESC OW ESC OX ESC OYMain Menu Bios SetupBios Setup Program Menu Bar Bios Setup Program Function KeysMain Menu Feature Options DescriptionBios ID Advanced MenuCPU Configuration Sub-Menu Advanced MenuPicmg IDE Configuration Sub-Menu Shows the sub-menu options for configuring the CPUCPU Configuration Sub-Menu IDE Configuration Sub-Menu Shows the IDE configuration optionsPrimary IDE Master/Slave Configuration Options Shows the IDE Master/Slave configuration optionsIDE Master/Slave Sub-Menu Shows SuperIO configuration options SuperIO Configuration Sub-MenuSuperIO Configuration Sub-Menu Acpi Configuration Sub-MenuAcpi Configuration Sub-Menu Advanced Acpi Configuration Sub-MenuChipset Acpi Configuration Sub-Menu Shows Acpi configuration optionsApic Acpi SCI IRQ Chipset Acpi Configuration Sub-MenuSystem Management Sub-Menu Shows the System Management informationEvent Log Configuration Sub-Menu Shows event log configuration optionsSystem Management Sub-Menu PCI Express Error Masking Configuration Sub-Menu Event Log Configuration Sub-MenuPCI Express Error Masking Configuration Sub-Menu AdvancedTCA* Channel Routing PICMG* Sub-Menu MPS Configuration Sub-MenuShows MPS Configuration options MPS Configuration Sub-MenuAdvancedTCA Channel Routing Picmg Sub-Menu On-board Devices Configuration Sub-MenuOption ROM Configuration Options PCI Express* Configuration Sub-MenuShows On-board Devices Configuration options On-board Devices Configuration Sub-MenuRemote Access Configuration Sub-Menu Shows PCI Express configuration optionsPCI Express* Configuration Sub-Menu Ipmi Configuration Sub-Menu Shows remote access configuration optionsRemote Access Configuration Sub-Menu LAN Configuration Sub-Menu Shows the Ipmi configuration optionsIpmi Configuration Sub-Menu Shows the LAN configuration optionsUSB Configuration Sub-Menu Shows USB configuration optionsUSB Configuration Sub-Menu PCIPnP Menu USB Mass Storage Device ConfigurationUSB Mass Storage Device Configuration PCIPnP MenuShows Boot Settings Configuration options Boot MenuBoot Settings Configuration Sub-Menu Boot MenuBoot Device Priority Sub-Menu Boot Device Priority Sub-MenuBoot Settings Configuration Sub-Menu Sheet 2 Shows Boot Device Priority optionsShows Hard Disk Drives options OS Load Timeout Timer Sub-MenuShows OS Load Timeout Timer options Hard Disk Drives Sub-menuChipset Menu OS Load Timeout Timer Sub-MenuShows passwords and security features Security MenuChipset Menu Northbridge Configuration Sub-MenuDescribes the sub-menus used to select chipset features Northbridge Chipset ConfigurationExit Menu Spread Spectrum Clocking Mode Sub-MenuSpread Spectrum Clocking Mode Configuration Exit MenuExit Menu Cmos Checksum BAD Clear Cmos Jumper enabled Error MessagesBios Error Messages Bios Error MessagesSmram Bootblock Initialization Code CheckpointsPost Code Checkpoints Checkpoint DescriptionEarly CPU Init Exit Acpi Runtime Checkpoints DIM Code CheckpointsLists the PCI devices and the bus on which they reside PCI Configuration MapPCI Configuration Map AddressingAMC B2 AMC B1 Symbol Description Fpga RegistersFpga Register Legend Fpga Register Overview Post Codes 0080hExtended Post Codes 0081h Address Action Fpga Version 0A00hVersion Programmable logic version Debug LED 0A01hPCB PCB version Development Features 0A04hFwum 0A02h Fwum Ready Fwum BusyHwmode Holos MS2 MS1 Refalign FCS E3DS3 Telecom Clock Register 0 0A08hTelecom Clock Register 2 0A0Ah Telecom Clock Register 1 0A09hTXREFxSEL2..0 Transmission Clock Frequency Telecom Clock Register 3 0A0BhTransmission Frequency Selection Telecom Clock Register 4 0A0Ch0xA0D Write Reset Telecom Clock Register 6 0A0EhUnlock Hldovr SEC10 SEC01 PRI10 PRI01 Address Function Ipmc AddressesTelecom Clock Register 7 0A0Fh Ipmc Register LegendSBC Control 00h Ltype Ltest Uart BrstHT0 PwrBtn usage LED Color Control 06h SBC Status 01hPost Code Low 02h Post Code High 03hAdvancedMC B1 Control & Status 11h AdvancedMC B1 Control & Status 10hAdvancedMC B2 Control & Status 13h AMC B2 Control & Status 12hMcerr HOT Trip VTT Ierr CPU 0 VIDs 18hADC Grab Control 20h VID5 VID4 VID3 VID2 VID1 VID0ADC1 and ADC2 Grab Data 21-22h Fabric Control 1 24hPCB 3VOC Fabric Control 2 25h Reset Source 27hDefault configuration connects FWH0 and FWH1 to the ICH Reset Events 29hCrosspoint Switch Control 2Ah Ipmc Post Codes FEh Crosspoint Switch Ports RegisterCrosspoint Switch Data 2Bh Miscellaneous Controls and Status 2DhVersion FFh Address Action FFh Read Reserved Version Write PowerUpIntelligent Platform Management Controller Ipmc Hardware Management OverviewIpmc Block Diagram State M1 Sensor Data Record SDRHardware Sensors Sheet 1 Green to RedHardware Sensors Sheet 2 Hardware Sensors Sheet 3 Hardware Sensors Sheet 4 OEM Sensor TypesOEM Name OEM Number Description Sensor Sensor Type Specific Event Description Code System Event Log SELOEM Event/Reading Type SEL Events Supported Sheet 1SO/GO SEL Events Supported Sheet 2PCI Serr PCI PerrSEL Events Supported Sheet 3 SEL Events Supported Sheet 4 When name is FIA FRU InitializationSEL Events Supported Sheet 5 Sensor Sensor Type Specific Event Description Code OffsetOEM ASC-II Ipmb Link SensorField Replaceable Unit FRU Information Variable Size Data Type BytesCustomizable FRU Area LinuxCustFru Utility UsageFRU Customer Area Seecommon Example 1. Input FileAB AC AD AE AF Keying OEM Ipmi CommandsChannel Port Selection Identifiers Reset Bios Flash TypeReset Bios Flash Type Board Device Channel Port Selection IdentifiersSetBoardDeviceChannelPortSelection SetBoardDeviceChannelPortSelectionResponse GetBoardDevicePossibleSelection GetBoardDeviceChannelPortSelectionGetBoardDevicePossibleSelection GetBoardDeviceChannelPortSelectionSet Control State Set Control StateGet Control State Controls Identifier TableFWH Hot Swap ProcessControls Identifier Control Description Control NumberLED Status Meaning Hot Swap LED SignalsAdvancedMC Module Activation Hot Swap LEDPre-Defined Resources for AdvancedMC Modules Temperature and Voltage SensorsSensors and Thresholds Version SDR Dimm Memory Events System Firmware Progress Post ErrorSystem Acpi Power State Processor EventsIpmb Link Sensor ResetReset Actions Reset Action System Function Memory StatusHard Reset Warm ResetIpmc Firmware Code Ipmc Firmware Code Process MPCBL0010 SBC-Hardware Management Overview SOL Implementation Serial Over LAN SOLReferences SOL ArchitectureSOL Block Diagram Serial Over LAN Theory of OperationArchitectural Components Front Panel Serial Port or Rear Transition ModuleSerial Over LAN Client Reference Configuration ScriptSupported Usage Model Configuring the Blade for SOLSOL User Information SOL Configuration Reference Script referencecfgDefault Behavior Reference Script referencecfgChannel Parameters Command Line OptionsSOL Configuration Reference Script Command-line Options SOL ParametersSetting up a Serial Over LAN Session Target Blade SetupBios Configuration Change the serial parameter to read Operating System ConfigurationFor Rhel Change the kernel line to readExecute the referencecfg Script Sbcutils RPM InstallationScript executed on the Intel CMM Execute this command to configure SOL on the target bladeFor RedHat* Rhel Configure IP address of the Ethernet port Client Blade SetupConfigure the Ethernet Port Execute this command to restart the networkInstalling ipmitool Checking SOL ConfigurationStart an SOL Session OEM Ending an SOL SessionOperating Systems for SOL Client ipmitool Telecom Clock Block Diagram of the Telecom ClockFunction Description Interface DescriptionOperational Configuration Recovered Clock SelectionConfiguration Alarm HandlingName Used For Value Enable/Disable Transmission ClockTelecom Clock API Module Transmission Frequency SelectionAutomatic Switchover Values Recovered ClockAutomatic Switchover Automatic Switchover ModeSelect Reference Clock Reference Frequency for PLLPrimary/Secondary Redundant Clock Reference Clock Alignment PLL Operating ModeHardware Reset Corner FrequencyRead New Events Read Alarm StatesHardware Reset Values Alarm State ValuesTelecom Clock API Function Mapping for the sysfs Interface Read the Current Reference ClockSysfs Interface Reference Clock ValuesTelecom Clock Registers 80hA10-A1Fh October Technical Product Specification Order Number 171 DRVCLKB1 DRVCLKA1 DRVCLKB0 DRVCLKA0 Addres Action UNLOCK10 UNLOCK01 HLDOVR10 HLDOVR01 SEC10 SEC01 PRI10 PRI01 October Technical Product Specification Order Number 175 Bit Write Read FPGA/PLD Serial Link Bit DefinitionIn-Target Probe ITP MaintenanceDiagnostics SupervisionThermals Power vs. Flow RateComponent Technology Warranty Information Returning a Defective Product RMAFor the Americas For Europe, Middle East, and Africa Emea For Asia and Pacific ApacLimitation of Liability and Remedies MPCBL0010 SBC-Warranty Information Sales Assistance Technical Support and Return for Service AssistanceCustomer Support Customer SupportVcci Cisprzz CertificationsAgency Information-Class B North America FCC Class BJapan Vcci Class B Korean Class B Australia, New Zealand Safety Warnings Mesures de Sécurité Sicherheitshinweise Norme di Sicurezza Instrucciones de Seguridad Chinese Safety Warning Appendix a Reference Documents MPCBL0010 SBC-Reference Documents Ipmi 1.5 Supported Commands Sheet 1 Appendix B List of Supported Commands Ipmi v1.5 and PicmgFRU Device Commands NetFn Ipmi 1.5 Supported Commands Sheet 2Command NetFn Interface Picmg 3.0 Ipmi Supported Commands
Top Page Image Contents