Intel 537EX manual Interrupt Enable Register IER, Transmitter Holding Register THR, Dlab =

Page 100

Parallel Host Interface 16C450/16C550A UART

Bit 3

Interrupt ID Bit 2—In 16C450 mode, this bit is always a ‘0’.

In FIFO mode, both this bit and bit IIR2 are set whenever a time-out interrupt is pending.

 

 

 

Bits 2:1

Interrupt ID Bits ID0 and ID1—These two bits are used to identify the highest-priority interrupt as shown in Table 28.

 

 

 

Interrupt Pending—This bit indicates when a modem interrupt is pending. Whenever this bit is equal to ‘0’, then one

Bit 0

or more interrupts are pending. Whenever this bit is equal to ‘1’, then no interrupts are pending. When an interrupt has

occurred, the host can determine the cause of the interrupt by looking at the IIR interrupt ID bits 0 and 1 (and interrupt

 

 

ID bit 2 for FIFO mode).

 

 

9.2.8Interrupt Enable Register (IER)

Figure 21. Interrupt Enable Register (IER)

Register 1

(DLAB = 0)

0

0

0

0

MSIE

RLSIE

THREIE

RDAIE

 

This register is used to enable up to five types of UART interrupts: receiver line status, received

 

data available, character time-out indication (FIFO mode only), Transmitter Holding register

 

empty, and modem status. Each enabled interrupt can individually cause an interrupt to host on the

 

∝P HINT output pin. To cause an interrupt to the host (HINT), both the interrupt enable bit and

 

OUT2 (MCR2) must be set to ‘1’.

 

 

Bits 7:4

Not used—These bits are permanently set to ‘0’.

 

 

Bit 3

MSIE (Modem Status Interrupt Enabled)—when set to ‘1’, this bit enables the modem status interrupt.

 

 

Bit 2

RLSIE (Receiver Line Status Interrupt Enabled)—when set to ‘1’, this bit enables the receiver line status interrupt.

 

 

Bit 1

THREIE (Transmitter Holding Register Empty Interrupt Enabled)—when set to ‘1’, this bit enables the Transmitter

Holding register empty interrupt.

 

 

 

Bit 0

RDAIE (Received Data Available Interrupt Enabled)—when set to ‘1’, this bit enables the received data available

interrupt.

 

 

 

9.2.9Transmitter Holding Register (THR)

Figure 22. Transmitter Holding Register (THR)

Register 0

(DLAB = 0)

THR

The THR (Transmitter Holding register) is a write-only register used for sending data and AT commands to the modem.

100

536EX Chipset Developer’s Manual

Intel Confidential

Page 99 Page 101
Image 100
Page 99 Page 101
Contents 537EX Chipset Developer’s ManualIntel Confidential Contents Figures Tables Date Revision Description Revision History001 Initial release Introduction Controllerless Modem Driver OverviewWindows 95 and Windows V.90/V.92 and V.34 Data Modes TapiUnimodem Intelsdb.VXDModem Connection Overview AT Commands Overview DTE-to-DCE Data Rates for Each ModeDCE-to-DCE Data Rates for Each Mode DCE-to-ISP Data Rates for V.90 ModeSending Commands Delayed CallDTE-Modem Data Rate Response Codes Numeric TextCommand Function AT Escape SequencesDial Modifier Dialing digitsData Mode Command Summary Command Function Default Range Reported By &VnIntel Confidential Intel Confidential Intel Confidential +EB +ESA+ESR +ETBM44/V.42/V.42 bis MNP Command Summary Processes flow control characters and passes to local Fax Identity Command Summary Fax Class 1 Command SummaryVoice DTE→DCE Character Pairs IS-101 Voice Command SummaryResponse Hex Code Function Voice DTE →DCE Character Pairs Voice DTE←DCE Character PairsDEL ESCRegister Function Default Range Units Reported by &Vn Dial ModifiersRegister Summary AsciiRegister Function Default Range Units Modem Responses and Command Echo En, Vn, Xn, Wn, Qn Using AT Commands to Access the S-Registers Sn?, Sn=x, ?Modem Setup Host Modem Response Command Data Reporting Wn Mapping Disable EnableDTE Resets and then configures the modem to Nvram user profile Establishing a Modem Connection A, D, DS = n, S0 AT Commands Product InformationProduct Identification Information Hanging Up Hn, S10, Zn, &D2 Online Command Mode Escape Codes, OnModem-to-Modem Connection Data Rates Intel Confidential Modem-on-Hold Incoming Voice Call in Data Mode Modem-on-Hold Initiating a Voice Call in Data Mode Intel Confidential Supported Modulation Types Carrier DescriptionDiagnostic Testing S18, &Tn Local Analog Loopback AT&T1Local Analog Loopback With Self-Test AT&T8 Local Modem or Test ModemTime-Independent Escape Sequence AT Escape SequencesLicensing Requirements for Hayes Escape Sequence Example Command Default Description Data Mode Command DescriptionsHayes* Escape Sequence Previously stored in the Nvram with the AT&Zn=x command Host in either online or off-line command modeEcho disabled Echo enabledDTE ATI2Sn=x Command Modem dials a telephone number touch tone dialingNumeric or verbose form Numeric formDisconnecting Subsequent commands to be ignoredResets the modem and recalls user profile DCD or Rlsd signalAT&V0 Active ProfileStored Profile Telephone NumbersS-register configurations into the Nvram user profile ‘n’ Command to see the stored telephone numberSelect profile = 0-9 a B C D # * T P R W @Command Default Indication Definition+EB CRC generation and checking disabled Nrzi encoding and decoding disabledSecondary channel operation, and vice versa 12/V.34+ESR +ETBM+GMR +GSN+IFC +ILRR=m+MS command description +MA? will display a list of enabled alternative modulations= carrier,carrier,…carrier If +MS = ,0,, no alternative modulations will be availableCarrier Description BELL103BELL212 +MS=m See ‘m’+PHSW= +PMHFValue Description +PMHRConjunction with the +PSS command Enable Short Phase 1 and Short PhaseEnable Short Phase Disable short Phase 1 and Short PhaseMode Features Operating Modes44/V.42/V.42 bis and MNP Data Modem Command Descriptions +ES Settings Answer ModemResulting +ES Connection Types +ES=1, 0 +ES=4, 4 +ES=3, 0 +ES=3, 2\Bn \Kn +DR=m Direction+DS=m Max string3768 +EFCS=mDisplay messages when +ER = Decimal value and the format is as follows+ER=m +ER LapmSetting is ignored if origrqst=6 Control during non-error control operationNon-error control operation +ES=mFax Identity Commands Fax Class 1 CommandsFax Identity Command Descriptions +FMFR?/+FMIMod Selection Table Value Modulation Speed bps30 Hdlc Frame Format Class 1 DTE-Generated Hdlc Frame Information AT+FTH=mod+FCLASS? Fax Mode Command Descriptions+FCLASS +FRH=m +FRS=m+FTH=m IS-101 Voice Mode AT Commands Dtmf Detection Reporting Voice Mode Command DescriptionsRelay Control +FLO=m Enable report Function +VDR=m See ‘m’Defaults = ‘C’, BB860980, BFE63883, BB863EE0 Caller ID report Command Reserved Distinctive ringing AllEvent Description +VEM=m See ‘m’EX Value BIT Value Event EIGHT-DIGIT HEX Code B B 8 6 3 E EHEX Digit Location 128 Nominal transmit level Local telephone, or speaker+VIP Label Preassigned Voice I/O Labels+VLS=m Relay/Playback Control Voice I/O Primitive CodesPrimitive Code Description +VRX +VSD=m See ‘m’+VSM=? command to obtain supported sampling rates 141 AD3 3-bit Adaptive differential pulse code modulation+VSM=m Range 4800, 7200, 8000, and 11025 samples/secondCml SerialHard Disk CompressionFactory default is ‘0’ 100 Default value 1 second100 Range 5-255 units of 0.01 secondsDual tones may be sent using the following format +VTS=m NoneSpecified by +VTD=m This sends a 500 ms period of silenceCommand Default Description Register Command Descriptions S10 Escape sequences Range Seconds Default 0 secondsS16 S21 S22 118S25 S30Modem exits sleep mode whenever the host reads or writes to Modem or when a ring signal is detectedSleep mode is disabled by setting S33 to ‘0’ Inactive state whenCaller ID Tags for Formatted Reporting Tag DescriptionRing Uart Emulation in the Controllerless Modem Uart Emulation in Intelsdb.VxDTHR UartRBR Parallel Host Interface Uart Register Bit Assignments Scratch Register SCR Uart Register DefinitionsModem Status Register MSR Bit Framing error OE Overrun Error-Not supportedLine Status Register LSR StackIER Interrupt Enable register Procedure is as followsModem Control Register MCR Line Control Register LCRFifo Control Register FCR BitInterrupt Control Functions Interrupt Identity Register IIRID1 ID0 Interrupt Enable Register IER ID bit 2 for Fifo modeTransmitter Holding Register THR Dlab =Receiver Buffer Register RBR Divisor Latch Registers DLM and DLLProgrammable Data Rates Data Rate Divisor Number Divisor Latch HexFifo Interrupt Mode Operation Fifo Polled Mode Operation16C550A Uart Fifo Operation 102536EX Chipset Developer’s Manual 103

537EX specifications

The Intel 537EX is a powerful and innovative embedded processor designed for a range of applications, particularly in the fields of industrial automation, telecommunications, and transport management systems. This processor is a member of Intel's embedded product line, tailored specifically to meet the demands of systems that require high reliability and long lifecycle support.

One of the main features of the Intel 537EX is its multi-core architecture, which enables efficient parallel processing capabilities. This allows for the execution of multiple tasks simultaneously, significantly improving overall system performance. The processor also incorporates Intel’s advanced power management technology, which ensures that the device consumes energy efficiently, enhances thermal performance, and prolongs the lifespan of the system.

The Intel 537EX supports a range of connectivity options, including high-speed Ethernet and Serial ATA interfaces. This ensures that it can easily integrate into existing systems, seamlessly supporting applications that require robust data transfer capabilities. Additionally, the processor is equipped with multiple I/O ports, facilitating the connection of various peripherals and sensors, which is crucial in industrial applications.

One of the standout technologies within the Intel 537EX is its support for hardware virtualization. This feature allows for the creation of multiple virtual environments within a single physical structure, optimizing resource utilization and enhancing system flexibility. Additionally, Intel’s integrated security technologies provide a significant layer of protection against potential threats, ensuring that embedded systems remain secure.

Another characteristic of the Intel 537EX is its extensive software support, which includes compatibility with various operating systems and development environments. This versatility makes it an attractive choice for developers looking to build or upgrade their embedded systems. With access to Intel's comprehensive software tools, developers can quickly optimize applications to take full advantage of the processor's capabilities.

The Intel 537EX also boasts excellent thermal performance, allowing it to operate efficiently in harsh environments. This is crucial for embedded applications in industrial settings where temperature fluctuations are common. Overall, the Intel 537EX is engineered to deliver high-performance processing power, superior connectivity, and enhanced security, solidifying its position as a reliable choice for demanding embedded applications.
Top Page Image Contents