Intel 80L186EC GO from codeaddr Till codeaddr or codeaddr, GO Till codeaddr or codeaddr

Page 58

INTEL 186 EB/EC EVALUATION BOARD USER’S MANUAL

GO FROM code_addr FOREVER

This command loads the user’s PC with code_addr, clears the breakpoint array, and starts execution of the user’s code.

GO FROM code_addr TILL code_addr

This command loads the user’s PC with the code_addr that follows the FROM keyword, sets the first breakpoint (BR[0]) to the code_addr that follows the TILL keyword, and starts execution of the user’s code.

GO FROM code_addr TILL code_addr OR code_addr

This command acts like the previous command, except that it also sets the second breakpoint (BR[1]) to the code_addr that follows the OR keyword.

GO TILL code_addr This command sets the first breakpoint (BR[0]) to code_addr and starts the execution of user code using the current setting of the user’s PC and the breakpoint array.

GO TILL code_addr OR code_addr

This command acts like the previous command, except that it also sets the second breakpoint (BR[1]) to the code_addr that follows the OR keyword.

HALT

This command stops execution of user code by forcing the processor

 

to execute a jump to self instruction in a reserved location.

5.3.4Program Stepping

These commands allow stepping through programs one instruction at a time. Between instruc- tions, the iECM-86 commands can be used to check the state of the variables changed by the instruction, to ensure that the program is operating properly. Stepping through code allows a more detailed look at what is going on in the program. The price paid for this detail is that stepping does not occur in real time; this makes it difficult, or perhaps impossible, to use on code that is tied to real-time events.

Stepping while interrupts are enabled would be confusing, since interrupt service routines would be stepped through as well as sequential code. iECM-86 avoids this problem by artificially locking out interrupts while stepping, ignoring the state of the interrupt enable (IF) or interrupt mask.

5-8

Image 58
Contents Intel 186 EB/EC Evaluation Board User’s Manual Copyright Intel Corporation Contents Contents Chapter Introduction to the Software Rism Structure Rism CommandsIrism Variables TrapisrFigures About This Manual Page Content Overview Chapter About this ManualNotation Conventions ItalicsRelated Documents Document Name Intel Order #Electronic Support Systems FaxBack ServiceWorld Wide Web Technical Support Customer Support Telephone NumbersPage Getting Started Page Getting Started Intel 186 EC Evaluation Board Layout System Requirements WHAT’S in Your KITIntel 186 EB/EC Evaluation Board USER’S Manual ECM86 Page Hardware Overview Page Jumper Summary LA19/WRT ProtMicroprocessor PackagingF000FFFF Memory ConfigurationSram LCD I/OPhysical Memory Map Flash Program Memory Jumper Assembly for Flash Downloading Sram Static Memory Programmable LogicPower Supply E1 JumperSerial Interface InitP2 Serial Channel CTSPin to 9-Pin Adaptor EC Peripheral Expansion Connector JP2 40 pin Expansion InterfaceEB Peripheral Expansion Connector JP2 24 pin CPU Bus Expansion EB and EC LCD Interface LCD Interface DemoPage Introduction to Software Page Software Features Introduction to the SoftwareRestrictions Embedded Controller Monitor ECMUser Interface COM2, -COM1 Diag6 DOS POLL, -SIGNALReset SYSTEM, RES SYSTEM, RESET, RES QuitReserved Memory Related InformationReserved Functions Reserved I/OIECM-86 Commands Page Entering Commands File Operations Loading and Saving Object CodeOther File Operations Include filenameList filename LOG filenameProgram Control Resetting the TargetBreakpoints BR bpnumber BR bpnumber = codeaddrProgram Execution GO ForeverGO Till codeaddr or codeaddr GO from codeaddr Till codeaddrGO from codeaddr Till codeaddr or codeaddr Program SteppingStep Sstep Displaying and Modifying Program Variables Supported Data TypesByte byteaddress = bytevalue Byte CommandsByte byteaddress to byteaddress Word wordaddress = wordvalue Word CommandsByte byteaddress to byteaddress = bytevalue Word wordaddress to wordaddressDword dwordaddress Dword CommandsWord wordaddress to wordaddress = wordvalue Dword dwordaddress = dwordvalueStack stackaddress Stack CommandsDword dwordaddress to dwordaddress = dwordvalue Stack stackaddress to stackaddressString byteaddress String CommandsPort Commands Port portaddress = bytevaluePort portaddress to portaddress = bytevalue Wport CommandsWport wportaddress Wport wportaddress to wportaddress = wordvalue Wport wportaddress = wordvalueWport wportaddress to wportaddress Processor VariablesPC =codeaddress IRISM-186 Commands Page IRISM Variables Other VariablesReceiving Data from the Host Rism CommandsRism Structure Sending Data to the HostReadbyte Code 04H Setdataflag Code 00HTransmit Code 02H Readword Code 05HReadpc Code 10H Writedouble Code 09HLoadaddress Code 0AH Writepc Code 11HMonitorescape Code 15H TrapisrReportstatus Code 14H Readbport Code 16HReadreg Code 1BH Writewport Code 19HStep Code 1AH Writereg Code 1CHStart Up Commands / or \ Page Parts List Page PIN Header JUMP4 PIN Header JUMP3PIN PWR Conn CN2PMLX JP1 ResetPIN SIP SKT SIP14 30 Header HDR2X30Intel XU9SOP44 SO20W20 Header HDR2X20 PNP Transistor SOT23 SMT PNP MMBT2907ALT1 Intel # PA28F400BVTable A-2 EC Board Manual Parts List Sheet 3 Index Index-2

80L188EB, 80C188EC, 80C188EB, 80L186EB, 80C186EB specifications

The Intel 80L188EC, 80C186EC, 80L186EC, 80C186EB, and 80L186EB microprocessors represent a significant evolution in Intel's 16-bit architecture, serving various applications in embedded systems and computing during the late 1980s and early 1990s. These microprocessors are designed to offer a blend of performance, efficiency, and versatility, making them suitable for a range of environments, including industrial control, telecommunications, and personal computing.

The Intel 80L188EC is a member of the 186 family, notable for its low-power consumption and integrated support for a range of peripheral devices. It operates at clock speeds of up to 10 MHz and features a 16-bit architecture, providing a balance of processing power and energy efficiency. The 80C186EC, on the other hand, is a more advanced version, offering enhanced performance metrics with faster clock speeds and improved processing capabilities, making it ideal for applications that require more computational power.

The 80L186EC shares similarities with the 80L188EC but is enhanced further for various low-power applications, especially where battery life is crucial. With a maximum clock speed of 16 MHz, it excels in scenarios demanding energy-efficient processing without sacrificing performance.

In contrast, the 80C186EB and 80L186EB are optimized versions that bring additional features to the table. The 80C186EB operates at higher clock speeds, coupled with an extended instruction set, enabling it to handle more complex tasks and run sophisticated software. These enhancements allow it to serve well in environments that require reliable performance under load, such as data acquisition systems or advanced control systems.

The 80L186EB is tailored for specific low-power scenarios, integrating Intel's sophisticated low-power technologies without compromising on speed. Utilizing advanced process technologies, these chips benefit from reduced heat output and extended operating life, a significant advantage in embedded applications.

Overall, these microprocessors showcase Intel's commitment to innovation in 16-bit processing, marked by their varying capabilities and power profiles tailored to meet the demands of diverse applications, from industrial systems to consumer electronics. Their legacy continues to influence subsequent generations of microprocessor designs, emphasizing performance, energy efficiency, and versatile applications in computing technology. As such, the Intel 80C186 and 80L188 families play a crucial role in understanding the evolution of microprocessor technology.