Intel IQ80332 manual S7A1-8 Operation Mode, S7A1-9 Operation Mode, S7A1-10 Operation Mode

Page 42

Intel® IQ80332 I/O Processor

Hardware Reference Section

3.9.6.4.7Switch S7A1 - 7: SMBUS Manageability Address Bit 0 corresponding to signal name PBI_AD17

This allows 80332 to address SMBus Slave Address bit 0 (PBI_A17).

Table 27. Switch S7A1 - 7: SMBUS Manageability Address Bit 0: Settings and Operation Mode

S7A1-6

 

Operation Mode

 

 

 

Open

SMBus Manageablity Address Bit 0

= “1” (Default Mode)

 

 

 

Closed

SMBus Manageablity Address Bit 0

= “0”

 

 

 

3.9.6.4.8Switch S7A1 - 8: SMBUS Manageability Address Bit 3 corresponding to signal name PBI_AD18

This allows 80332 to address SMBus Slave Address bit 3 (PBI_A18).

Table 28. Switch S7A1 - 8: SMBUS Manageability Address Bit 3: Settings and Operation Mode

S7A1-8

 

Operation Mode

 

 

 

Open

SMBus Manageablity Address Bit 3

= “1” (Default Mode)

 

 

 

Closed

SMBus Manageablity Address Bit 3

= “0”.

 

 

 

3.9.6.4.9Switch S7A1- 9:SMBUS Manageability Address Bit 2 corresponding to signal name PBI_AD17

This allows 80332 to address SMBus Slave Address2 (PBI_A17).

Table 29. Switch S7A1 - 9: SMBUS Manageability Address Bit 2: Settings and Operation Mode

S7A1-9

 

Operation Mode

 

 

 

Open

SMBus Manageablity Address Bit 2

= “1” (Default Mode)

 

 

 

Closed

SMBus Manageablity Address Bit 2

= “0”.

 

 

 

3.9.6.4.10Switch S7A1- 10: SMBUS Manageability Address Bit 1 corresponding to signal name PBI_AD16

This allows 80332 to address SMBus Slave Address 1 (PBI_A16).

Table 30. Switch S7A1 - 10: SMBUS Slave Address 0: Settings and Operation Mode

S7A1-10

 

Operation Mode

 

 

 

Open

SMBus Manageablity Address Bit 1

= “1” (Default Mode)

 

 

 

Closed

SMBus Manageablity Address Bit 1

= “0”.

 

 

 

42

Evaluation Platform Board Manual

Page 41 Page 43
Image 42
Page 41 Page 43
Contents Intel IQ80332 I/O Processor Evaluation Platform Board ManualIntel IQ80332 I/O Processor Evaluation Platform Board Manual Contents 6.3 2.2 Figures Examples Revision History Date Revision Description001 Initial Release Document Purpose and Scope Other Related DocumentsElectronic Information Electronic InformationComponent References Component ReferenceTerms and Definitions Terms and DefinitionsDefinition Intel 80332 I/O Processor 231 Summary of Features Feature DefinitionKit Content Hardware InstallationFirst-Time Installation and Test Power Requirements Development Strategy Factory SettingsContents of the Flash Supported Tool BucketsRedHat RedBoot Target MonitorsHost Communications Examples Serial-UART CommunicationJtag Debug Communication Network Communication Network Communication ExampleCommunicating with RedBoot GNUPro GDB/InsightIntel IQ80332 I/O Processor Connecting with GDB GDB set remotebaudThis Page Left Intentionally Blank Functional Diagram Target MarketForm-Factor/Connectivity Features Board Form-Factor/ConnectivityPower Power FeaturesBattery Backup Memory SubsystemFlash Memory Requirements Flash Memory RequirementsInterrupt Routing External Interrupt Routing to Intel 80332 I/O ProcessorInterrupt System Resource Peripheral Bus Features 80332 populates the peripheral bus as depicted by FigureFlash ROM Features Flash ROMNon-Volatile RAM Rotary SwitchUart Audio BuzzerBattery Status Battery Status Buffer RequirementsRead Name Description Write Debug Interface Console Serial PortJtag Debug Jtag PortJtag Port Pin-out Board Reset Scheme Reset Requirements/SchemesDefault Switch Settings of S7A1- Visual Switches and JumpersSwitch Summary Switch SummaryConnector Summary Jumper SummaryGeneral Purpose Input/Output Header Switch S6A1 BPCI-X Reset Detail Descriptions of Switches/JumpersSwitch S1C2 80332 Reset Switch S8A1 RotarySwitch S7A1-3 Retry Settings and Operation Mode S7A1-4 PCI-X Bus B Speed Enable Settings and Operation ModeS7A1-8 Operation Mode S7A1-9 Operation ModeS7A1-10 Operation Mode Jumper J7D1 Flash bit-width Jumper J1C1 Jtag ChainJumper J1D2 Uart Control Jumper J9D3 Buzzer Volume Control Jumper J7B4 SMBus HeaderDram Components on the Peripheral BusSoftware Reference Peripheral Bus Memory Map Address Range in Hex Size Data Bus Width DescriptionBoard Support Package BSP Examples Intel 80332 I/O Processor Memory MapRedBoot* Intel 80332 I/O Processor Memory Map RedBoot Intel 80332 I/O Processor FilesVirtual Address Physical Address Size Description RedBoot 80332 DDR Memory Initialization Sequence IQ80321 and IQ80332 Comparisons This Page Left Intentionally Blank Introduction PurposeRelated Web Sites Setup Hardware SetupSoftware Setup Software Flow DiagramNew Project Setup Creating a New ProjectConfiguration Flashing with Jtag OverviewUsing Flash Programmer Debugging Out of Flash Building an Executable File From Example CodeLaunching and Configuring Debugger Running the CodeLab DebuggerManually Loading and Executing an Application Program Using Breakpoints Displaying Source CodeSetting CodeLab Debug Options Stepping Through the CodeExploring the CodeLab Debug Windows Registers Window Watch WindowVariables Window Software Breakpoints Debugging BasicsHardware and Software Breakpoints Hardware Breakpoints3 C.9.3 Exceptions/Trapping

IQ80332 specifications

The Intel IQ80332 is a high-performance microprocessor designed primarily for embedded applications, showcasing Intel's commitment to delivering powerful computing solutions for a variety of industries. Launched as part of Intel’s post-Pentium architecture, the IQ80332 is built on a robust architecture that combines efficiency with advanced performance capabilities, making it particularly suitable for industrial, telecommunications, and networking environments.

One of the standout features of the IQ80332 is its support for wireless communication technologies, providing seamless connectivity options for embedded devices. The chip integrates advanced power management features, enabling it to operate efficiently, which is crucial for systems that demand low power consumption without sacrificing performance.

The processor is built on a scalable architecture that supports a wide range of applications, from simple control operations to complex data processing tasks. It has a diverse instruction set, allowing developers to leverage a variety of programming paradigms for optimizing application performance. This versatility makes the IQ80332 a preferred choice for developers looking to build sophisticated embedded systems.

Another key characteristic of the IQ80332 processor is its robust security features. It includes hardware-level security measures that help protect sensitive data and maintain system integrity—an essential requirement in today’s connected environments where cyber threats are prevalent.

Additionally, the Intel IQ80332 supports multiple system interfaces, allowing for easy integration with various peripherals. Its compatibility with industry-standard buses makes it an ideal choice for upgrading existing systems without extensive redesign efforts.

Moreover, the chip is capable of running multiple operating systems, which provides developers with flexibility in choosing the best software platforms for their applications. This multitasking ability contributes to its efficiency, making it a noteworthy contender in the embedded processing market.

In summary, the Intel IQ80332 microprocessor is characterized by high performance, low power consumption, and robust security features. Its versatility, combined with advanced connectivity options and strong support for multiple operating systems, makes it a valuable asset in the development of next-generation embedded systems across a multitude of sectors. As industries continue to evolve, the IQ80332 remains a compelling solution for engineers and developers seeking reliable and efficient computing power.
Top Page Image Contents