Intel IQ80332 manual Examples

Page 7

 

Intel® IQ80332 I/O Processor Evaluation Platform Board Manual

 

 

Contents

Examples

 

1

Intel® 80332 I/O Processor Related Documentation List

9

2

Electronic Information

10

3

Component Reference

10

4

Terms and Definitions

11

5

Summary of Features

14

6

Form-Factor/Connectivity Features

26

7

Power Features

27

8

Flash Memory Requirements

29

9

External Interrupt Routing to Intel® 80332 I/O Processor

30

10

Peripheral Bus Features

31

11

Flash ROM Features

32

12

Rotary Switch Requirements

33

13

Battery Status Buffer Requirements

34

14

Reset Requirements/Schemes

37

15

Switch Summary

38

16

Switch S7A1

38

17

Jumper Summary

39

18

Connector Summary

39

19

J2D2 GPIO Header Definition

39

20

Rotary Switch Settings

40

21

S7A1-1:PCI-X Bus A Speed Enable

40

22

Switch S7A1-2: Reset IOP: Settings and Operation Mode

40

23

Switch S7A1-3: RETRY: Settings and Operation Mode

41

24

S7A1-4:PCI-X Bus B Speed Enable: Settings and Operation Mode

41

25

S7A1-5:PCI-X Bus B Hot-Plug Reset Disable: Settings and Operation Mode

41

26

Switch S7A1- 6: Hot Plug Capable Disabled: Settings and Operation Mode

41

27

Switch S7A1 - 7: SMBUS Manageability Address Bit 0: Settings and Operation Mode

42

28

Switch S7A1 - 8: SMBUS Manageability Address Bit 3: Settings and Operation Mode

42

29

Switch S7A1 - 9: SMBUS Manageability Address Bit 2: Settings and Operation Mode

42

30

Switch S7A1 - 10: SMBUS Slave Address 0: Settings and Operation Mode

42

31

Jumper J7D1: Descriptions

43

32

Jumper J7D1: Settings and Operation Mode

43

33

Jumper J1C1: Descriptions

43

34

Jumper J1C1: Settings and Operation Mode

43

35

Jumper J1D2: Descriptions

43

36

Jumper J1D2: Settings and Operation Mode

43

37

Jumper J7B4: Descriptions

44

38

Jumper J7B4: Settings and Operation Mode

44

39

Jumper J9D3: Descriptions

44

40

Jumper J9D3: Settings and Operation Mode

44

41

Peripheral Bus Memory Map

47

42

Intel® IQ80321 Evaluation Platform Board and Intel® IQ80332 I/O processor evaluation platform

 

board Comparisons51

 

43

Related Documents

53

Document Number: 274069-001US

September, 2004

7

Page 6 Page 8
Image 7
Page 6 Page 8
Contents Evaluation Platform Board Manual Intel IQ80332 I/O ProcessorIntel IQ80332 I/O Processor Evaluation Platform Board Manual Contents 6.3 2.2 Figures Examples Date Revision Description Revision History001 Initial Release Other Related Documents Document Purpose and ScopeComponent Reference Electronic InformationComponent References Electronic InformationTerms and Definitions Terms and DefinitionsDefinition Intel 80332 I/O Processor 231 Feature Definition Summary of FeaturesHardware Installation Kit ContentFirst-Time Installation and Test Power Requirements Supported Tool Buckets Factory SettingsContents of the Flash Development StrategyTarget Monitors RedHat RedBootSerial-UART Communication Host Communications ExamplesJtag Debug Communication Network Communication Example Network CommunicationGNUPro GDB/Insight Communicating with RedBootIntel IQ80332 I/O Processor GDB set remotebaud Connecting with GDBThis Page Left Intentionally Blank Target Market Functional DiagramBoard Form-Factor/Connectivity Form-Factor/Connectivity FeaturesPower Features PowerMemory Subsystem Battery BackupFlash Memory Requirements Flash Memory RequirementsExternal Interrupt Routing to Intel 80332 I/O Processor Interrupt RoutingInterrupt System Resource 80332 populates the peripheral bus as depicted by Figure Peripheral Bus FeaturesFlash ROM Flash ROM FeaturesAudio Buzzer Rotary SwitchUart Non-Volatile RAMBattery Status Buffer Requirements Battery StatusRead Name Description Write Console Serial Port Debug InterfaceJtag Port Jtag DebugJtag Port Pin-out Reset Requirements/Schemes Board Reset SchemeSwitch Summary Switches and JumpersSwitch Summary Default Switch Settings of S7A1- VisualJumper Summary Connector SummaryGeneral Purpose Input/Output Header Switch S8A1 Rotary Detail Descriptions of Switches/JumpersSwitch S1C2 80332 Reset Switch S6A1 BPCI-X ResetS7A1-4 PCI-X Bus B Speed Enable Settings and Operation Mode Switch S7A1-3 Retry Settings and Operation ModeS7A1-9 Operation Mode S7A1-8 Operation ModeS7A1-10 Operation Mode Jumper J1C1 Jtag Chain Jumper J7D1 Flash bit-widthJumper J1D2 Uart Control Jumper J7B4 SMBus Header Jumper J9D3 Buzzer Volume ControlComponents on the Peripheral Bus DramSoftware Reference Address Range in Hex Size Data Bus Width Description Peripheral Bus Memory MapIntel 80332 I/O Processor Memory Map Board Support Package BSP ExamplesRedBoot Intel 80332 I/O Processor Files RedBoot* Intel 80332 I/O Processor Memory MapVirtual Address Physical Address Size Description RedBoot 80332 DDR Memory Initialization Sequence IQ80321 and IQ80332 Comparisons This Page Left Intentionally Blank Purpose IntroductionRelated Web Sites Hardware Setup SetupSoftware Flow Diagram Software SetupCreating a New Project New Project SetupConfiguration Overview Flashing with JtagUsing Flash Programmer Building an Executable File From Example Code Debugging Out of FlashRunning the CodeLab Debugger Launching and Configuring DebuggerManually Loading and Executing an Application Program Displaying Source Code Using BreakpointsStepping Through the Code Setting CodeLab Debug OptionsExploring the CodeLab Debug Windows Watch Window Registers WindowVariables Window Hardware Breakpoints Debugging BasicsHardware and Software Breakpoints Software Breakpoints3 C.9.3 Exceptions/Trapping

IQ80332 specifications

The Intel IQ80332 is a high-performance microprocessor designed primarily for embedded applications, showcasing Intel's commitment to delivering powerful computing solutions for a variety of industries. Launched as part of Intel’s post-Pentium architecture, the IQ80332 is built on a robust architecture that combines efficiency with advanced performance capabilities, making it particularly suitable for industrial, telecommunications, and networking environments.

One of the standout features of the IQ80332 is its support for wireless communication technologies, providing seamless connectivity options for embedded devices. The chip integrates advanced power management features, enabling it to operate efficiently, which is crucial for systems that demand low power consumption without sacrificing performance.

The processor is built on a scalable architecture that supports a wide range of applications, from simple control operations to complex data processing tasks. It has a diverse instruction set, allowing developers to leverage a variety of programming paradigms for optimizing application performance. This versatility makes the IQ80332 a preferred choice for developers looking to build sophisticated embedded systems.

Another key characteristic of the IQ80332 processor is its robust security features. It includes hardware-level security measures that help protect sensitive data and maintain system integrity—an essential requirement in today’s connected environments where cyber threats are prevalent.

Additionally, the Intel IQ80332 supports multiple system interfaces, allowing for easy integration with various peripherals. Its compatibility with industry-standard buses makes it an ideal choice for upgrading existing systems without extensive redesign efforts.

Moreover, the chip is capable of running multiple operating systems, which provides developers with flexibility in choosing the best software platforms for their applications. This multitasking ability contributes to its efficiency, making it a noteworthy contender in the embedded processing market.

In summary, the Intel IQ80332 microprocessor is characterized by high performance, low power consumption, and robust security features. Its versatility, combined with advanced connectivity options and strong support for multiple operating systems, makes it a valuable asset in the development of next-generation embedded systems across a multitude of sectors. As industries continue to evolve, the IQ80332 remains a compelling solution for engineers and developers seeking reliable and efficient computing power.
Top Page Image Contents