Intel IQ80332 manual Switch S7A1-3 Retry Settings and Operation Mode

Page 41

Intel® IQ80332 I/O Processor

Hardware Reference Section

3.9.6.4.3S7A1-3: Configration Cycle Enable corresponding to signal name PBI_AD6

Configuration Cycle Enable or RETRY is latched at the de-asserting edge of P_RST# and it determines when the Primary PCI interface disable PCI configuration cycles by signaling a Retry until the Configuration Cycle Retry bit is cleared in the PCI Configuration and Status Register.

Table 23. Switch S7A1-3: RETRY: Settings and Operation Mode

S7A1-3

Operation Mode

 

 

Open

Configuration Retry Enabled. - use when booting in a host (Default mode).

 

 

Closed

Configuration Retry Disabled.

 

 

3.9.6.4.4S7A1-4: PCI-X Bus B Speed Enable corresponding to signal name PBI_AD10

This switch allows the user to enables 133 MHz on PCI-X segment B.

Table 24. S7A1-4: PCI-X Bus B Speed Enable: Settings and Operation Mode

S7A1-4

 

Operation Mode

 

 

 

Open

Enables 133

MHz on PCI-X bus B.

 

 

 

Closed

Enables 100

MHz on PCI-X bus B (Default Mode).

 

 

 

3.9.6.4.5S7A1-5: PCI-X Bus B Hot-Plug Reset Disable corresponding to signal name PBI_AD11

This switch allows the user to enables or disable Hot-Plug Reset on PCI-X segment B.

Table 25. S7A1-5: PCI-X Bus B Hot-Plug Reset Disable: Settings and Operation Mode

S7A1-5

Operation Mode

 

 

Open

PCI-X Bus B Hot-Plug Enable, normal reset mode disabled

 

 

Closed

PCI-X Bus B Hot-Plug Disable, normal reset mode (Default Mode).

 

 

3.9.6.4.6Switch S7A1- 6: Hot Plug Capable Disabled corresponding to signal name PBI_AD15

This switch allows the user to enable hot plug devices on the secondary PCI-X bus B.

Table 26. Switch S7A1- 6: Hot Plug Capable Disabled: Settings and Operation Mode

S7A1-6

Operation Mode

 

 

Open

Hot Plug on Bus B Enabled

 

 

Closed

Disables Hot Plug on Bus B(Default mode)

 

 

Evaluation Platform Board Manual

41

Image 41
Contents Evaluation Platform Board Manual Intel IQ80332 I/O ProcessorIntel IQ80332 I/O Processor Evaluation Platform Board Manual Contents 6.3 2.2 Figures Examples 001 Initial Release Revision HistoryDate Revision Description Other Related Documents Document Purpose and ScopeComponent References Electronic InformationElectronic Information Component ReferenceDefinition Terms and DefinitionsTerms and Definitions Intel 80332 I/O Processor 231 Feature Definition Summary of FeaturesFirst-Time Installation and Test Kit ContentHardware Installation Power Requirements Contents of the Flash Factory SettingsDevelopment Strategy Supported Tool BucketsTarget Monitors RedHat RedBootJtag Debug Communication Host Communications ExamplesSerial-UART Communication Network Communication Example Network CommunicationGNUPro GDB/Insight Communicating with RedBootIntel IQ80332 I/O Processor GDB set remotebaud Connecting with GDBThis Page Left Intentionally Blank Target Market Functional DiagramBoard Form-Factor/Connectivity Form-Factor/Connectivity FeaturesPower Features PowerMemory Subsystem Battery BackupFlash Memory Requirements Flash Memory RequirementsInterrupt System Resource Interrupt RoutingExternal Interrupt Routing to Intel 80332 I/O Processor 80332 populates the peripheral bus as depicted by Figure Peripheral Bus FeaturesFlash ROM Flash ROM FeaturesUart Rotary SwitchNon-Volatile RAM Audio BuzzerRead Name Description Write Battery StatusBattery Status Buffer Requirements Console Serial Port Debug InterfaceJtag Port Pin-out Jtag DebugJtag Port Reset Requirements/Schemes Board Reset SchemeSwitch Summary Switches and JumpersDefault Switch Settings of S7A1- Visual Switch SummaryGeneral Purpose Input/Output Header Connector SummaryJumper Summary Switch S1C2 80332 Reset Detail Descriptions of Switches/JumpersSwitch S6A1 BPCI-X Reset Switch S8A1 RotaryS7A1-4 PCI-X Bus B Speed Enable Settings and Operation Mode Switch S7A1-3 Retry Settings and Operation ModeS7A1-10 Operation Mode S7A1-8 Operation ModeS7A1-9 Operation Mode Jumper J1D2 Uart Control Jumper J7D1 Flash bit-widthJumper J1C1 Jtag Chain Jumper J7B4 SMBus Header Jumper J9D3 Buzzer Volume ControlComponents on the Peripheral Bus DramSoftware Reference Address Range in Hex Size Data Bus Width Description Peripheral Bus Memory MapIntel 80332 I/O Processor Memory Map Board Support Package BSP ExamplesVirtual Address Physical Address Size Description RedBoot* Intel 80332 I/O Processor Memory MapRedBoot Intel 80332 I/O Processor Files RedBoot 80332 DDR Memory Initialization Sequence IQ80321 and IQ80332 Comparisons This Page Left Intentionally Blank Purpose IntroductionRelated Web Sites Hardware Setup SetupSoftware Flow Diagram Software SetupCreating a New Project New Project SetupConfiguration Overview Flashing with JtagUsing Flash Programmer Building an Executable File From Example Code Debugging Out of FlashManually Loading and Executing an Application Program Launching and Configuring DebuggerRunning the CodeLab Debugger Displaying Source Code Using BreakpointsStepping Through the Code Setting CodeLab Debug OptionsExploring the CodeLab Debug Windows Variables Window Registers WindowWatch Window Hardware and Software Breakpoints Debugging BasicsSoftware Breakpoints Hardware Breakpoints3 C.9.3 Exceptions/Trapping

IQ80332 specifications

The Intel IQ80332 is a high-performance microprocessor designed primarily for embedded applications, showcasing Intel's commitment to delivering powerful computing solutions for a variety of industries. Launched as part of Intel’s post-Pentium architecture, the IQ80332 is built on a robust architecture that combines efficiency with advanced performance capabilities, making it particularly suitable for industrial, telecommunications, and networking environments.

One of the standout features of the IQ80332 is its support for wireless communication technologies, providing seamless connectivity options for embedded devices. The chip integrates advanced power management features, enabling it to operate efficiently, which is crucial for systems that demand low power consumption without sacrificing performance.

The processor is built on a scalable architecture that supports a wide range of applications, from simple control operations to complex data processing tasks. It has a diverse instruction set, allowing developers to leverage a variety of programming paradigms for optimizing application performance. This versatility makes the IQ80332 a preferred choice for developers looking to build sophisticated embedded systems.

Another key characteristic of the IQ80332 processor is its robust security features. It includes hardware-level security measures that help protect sensitive data and maintain system integrity—an essential requirement in today’s connected environments where cyber threats are prevalent.

Additionally, the Intel IQ80332 supports multiple system interfaces, allowing for easy integration with various peripherals. Its compatibility with industry-standard buses makes it an ideal choice for upgrading existing systems without extensive redesign efforts.

Moreover, the chip is capable of running multiple operating systems, which provides developers with flexibility in choosing the best software platforms for their applications. This multitasking ability contributes to its efficiency, making it a noteworthy contender in the embedded processing market.

In summary, the Intel IQ80332 microprocessor is characterized by high performance, low power consumption, and robust security features. Its versatility, combined with advanced connectivity options and strong support for multiple operating systems, makes it a valuable asset in the development of next-generation embedded systems across a multitude of sectors. As industries continue to evolve, the IQ80332 remains a compelling solution for engineers and developers seeking reliable and efficient computing power.