Texas Instruments TVP5154EVM Decoder 1 Input Format Register, Decoder 2 Input Format Register

Page 31

www.ti.com

Capture Enable

Bit 3

 

Disable (default)

0

 

Enable

1

 

Position

Bit 5

Bit 4

Quadrant 1

0

0

Quadrant 2

0

1

Quadrant 3

1

0

Quadrant 4 (default)

1

1

Programming the TMS320DM642

Quad 1

Quad 2

 

 

Quad 3

Quad 4

 

 

Table 14. Decoder 1 Input Format Register

Address

04h

 

 

 

 

 

 

Default

01h

 

 

 

 

 

 

7

6

5

4

3

2

1

0

 

 

Reserved

 

 

 

Input Color

Standard

Input Color Standard

NTSC

(B, D, G, H, I, N) PAL (default)

Reserved

Bit 2

Bit 1

Bit 0

0 0 0

0 0 1

. . .

The Input Color Standard register is used to inform the DM642 of the input color standard for that given decoder (1–4). The output format of the DM642 is set to the standard with the largest majority based on Registers 04h–07h. If the number of input color standards is equal, the DM642 automatically default to PAL output.

Table 15. Decoder 2 Input Format Register

Address

05h

 

 

 

 

 

 

Default

01h

 

 

 

 

 

 

7

6

5

4

3

2

1

0

 

 

Reserved

 

 

 

Input Color

Standard

Input Color Standard

NTSC

(B, D, G, H, I, N) PAL (default)

Reserved

Bit 2

Bit 1

Bit 0

0

0

0

0

0

1

. . .

 

 

SLEU069A –February 2006 –Revised July 2006

TVP5154EVM User's Guide

31

Image 31
Contents Users Guide Submit Documentation Feedback Contents List of Figures List of Tables Description Overview TVP5154EVM Users GuideTest Points and Jumpers Power-Down-Mode Selection Jumper PDN, JP11Video Input Description Common Board InterfaceVideo Output Description System-Level Description Software Installation WinVCC I2C Configuration Screen Real-Time Polling Dialog WinVCC System Initialization Starting WinVCCI2C System Test WinVCC Configuration Dialog BoxI2C System Failure Real-Time PollingMain Menu Summary Main MenuDecoder I2C Write and Read Enable System Initialization Adding a Custom Dataset Example Command File Command FilesRegister Map Editor Register EditingEncoder Module Register Map Editor TVP5154 Register Map Editor ControlsGeneric I2C Register Editor Memory Map Editor Generic I2C Register Map EditorMemory Map Editor Controls TVP5154 Property SheetsTVP5154 Property Sheets Property Sheet Refresh Auto-Update From DeviceUse of Property Sheet Controls Development and Purpose of DM642 CodeProperty Sheet Button Controls 1 DM642 Control Window Details of the DM642 Code and Control Registers2 DM642 Virtual I2C Register Map DM642 Control Window Controls3 DM642 Virtual I2C Register Details Decoder 1 Register Decoder 2 Register Decoder 4 Register Decoder 3 RegisterDecoder 2 Input Format Register Decoder 1 Input Format RegisterFlash Major Version Register Decoder 3 Input Format RegisterDecoder 4 Input Format Register LED Control RegisterTVP5154EVM Troubleshooting Troubleshooting GuideSymptom Cause I2C System Failure Dialog Box Corrective Action DialogsCorrective Action Required I2C Error General I2C Error ReportSDA SCL /RESET SDA SCL Reset1AIN Reset 1BIN SCL 2AIN SDA 2BIN Reset SCL SDAEnchs SCKS3 Encvs AV3 Encfid Dsptdi Dsptdo Dsptms Dsptclk DSPTRST#SCKS1 AV1 AV2 EncsclkA9 ENCY0 B9 ENCY1 C9 ENCY2 D9 ENCY3 RPACK4-33Dspeclkin EmacenableLendianmode Reset DspclkinTEA20 TED0 TED1 TED2 TED3 TED4 TED5 TED6 TED7TED15 TEA19Hwdthsel DSP Cvdd DspcvddTEA11 TEA12 TEA13 TCE1# TSDCAS# TSDWE# ResetTEA14 CH4OUT3 CH4OUT0CH4OUT1 CH4OUT2D5V SCL SDA Reset CH1PLLVDD CH2PLLVDD CH3PLLVDD CH4PLLVDD Agnd Avdd REFP1 REFM1 INX /OSC Outx PDN Resetb SCL SDACH1AVDD CH2AVDD CH3AVDD CH4AVDD Avddref X1/OSC1AOUT 2AIN SN74AHC05DR U2E DB9TED5 TED13 TED37 TED45 TED47 TED7 TED39TED14 TED46 TED6 TED38DSPEMU2 XDSEMU1 Xdstms Xdstdi Xdstdo Xdstckret XDSEMU0XDSTRST# XDSEMU1 DSPEMU11 DSPEMU10 DSPEMU9 DSPEMU8Power on LED +5V ENCC4 ENCC7ENCC6 ENCC5Important Notice