Analog Devices manual Vdd, Vref, Ordering Guide, AD9883A/PCB

Page 4

AD9883A

ABSOLUTE MAXIMUM RATINGS*

 

 

VD

. . . . . . . . 3.6

V

VDD

. . . . . . . . 3.6

V

Analog Inputs

. . . . VD to 0.0

V

VREF IN

. . . . VD to 0.0 V

Digital Inputs

. . . 5 V to 0.0

V

Digital Output Current

. . . . . . . 20 mA

Operating Temperature

–25°C to +85°C

Storage Temperature

–65°C to +150°C

Maximum Junction Temperature

. . . . . . . . 150°C

Maximum Case Temperature

. . . . . . . . 150°C

*Stresses above those listed under Absolute Maximum Ratings may cause perma- nent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

EXPLANATION OF TEST LEVELS

Test Level

I. 100% production tested.

II.100% production tested at 25°C and sample tested at specified temperatures.

III. Sample tested only.

IV. Parameter is guaranteed by design and characterization testing.

V. Parameter is a typical value only.

VI. 100% production tested at 25°C; guaranteed by design and characterization testing.

ORDERING GUIDE

 

Temperature

Package

Package

Model

Range

Description

Option

 

 

 

 

AD9883AKST-140

0°C to 70°C

Thin Plastic Quad Flatpack

ST-80

AD9883AKST-110

0°C to 70°C

Thin Plastic Quad Flatpack

ST-80

AD9883A/PCB

25°C

Evaluation Board

 

 

 

 

 

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9883A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!

ESD SENSITIVE DEVICE

–4–

REV. 0

Image 4
Contents Functional Block Diagram General DescriptionResolution Switching PerformanceDC Accuracy LSBPower Supply Thermal CharacteristicsDigital Outputs Dynamic PerformanceTemperature Package Model Range Description Option VDDVref Ordering GuidePin Type Mnemonic Function Value Number PIN Function Descriptions OutputsSerial POR Data OutpPower SUP PIN Function Descriptions Pin NameOutput Signal Handling Hsync, Vsync InputsSerial Control Port ClampingSync-on-Green Gain and Offset ControlClock Generation Inputs Power Sync Powered On or Mode Down1 Detect2 Comments Pixel Clock Range VCO GainPV1 PV0 MHz MHz/VVcornge CurrentMode For RGB and YUV Wire Serial Register Map 0010FH TWO-WIRE Serial Control Register Detail Power-up default value isPixel Rate Range 12-36Override Bit Function HspolSync Override Bit Result Coast Polarity FunctionAHS SOG 0EHAVS Select Output Mode Input Channel Connection Output FormatBit MSBSerial Interface Read/Write Examples Serial Interface-Typical Byte TransferPower Supply Bypassing Sync SlicerSync Separator PCB Layout RecommendationsPLL Outputs Both Data and ClocksVoltage Reference Lead Lqfp Outline DimensionsST-80