SUPER MICRO Computer X7DBU, X7DGU Chipset Overview, Xeon Quad-core/Dual-core Processor Features

Chapter 1: Introduction

1-2 Chipset Overview

Built upon the functionality and the capability of the 5000P/5000X chipset, the X7DBU/X7DGU motherboard provides the performance and feature set required for dual processor-based servers with configuration options optimized for com- munications, presentation, storage, computation or database applications. The 5000P/5000X chipset supports a single or dual Intel 64-bit Quad-core/Dual-core processor(s) with front side bus speeds of up to 1.333 GHz. The chipset consists of the 5000P/5000X Memory Controller Hub (MCH) and the Enterprise South Bridge 2 (ESB2),

The 5000P/5000X MCH chipset is designed for symmetric multiprocessing across two independent front side bus interfaces. Each front side bus uses a 64-bit wide, 1333 MHz data bus that transfers data at 10.7 GB/sec. The MCH chipset connects up to 8 Fully Buffered DIMM modules, providing up to 32 GB of DDR2 FBD ECC memory. The MCH chipset also provides three x8 PCI-Express interface to the ESB2. In addition, the 5000P/5000X chipset offers a wide range of RAS features, including memory interface ECC, x4/x8 Single Device Data Correction, CRC, parity protection, memory mirroring and memory sparing.

Xeon Quad-core/Dual-core Processor Features

Designed to be used with conjunction of the 5000P/5000X chipset, the Xeon Quad- core/Dual-core Processor provides a feature set as follows:

The Xeon Quad-core/Dual-core Processor

*L1 Cache Size: Instruction Cache (32KB/16KB), Data Cache (32KB/24KB)

*L2 Cache Size: 4MB/2MB (per core)

*Data Bus Transfer Rate: 8.5 GB/s

*Package: FC-LGA6/FC-LGA4, 771 Lands

1-9