Cypress STK12C68-5 manual Package Diagrams, Pin 300-Mil Side Braze DIL

Page 16

STK12C68-5 (SMD5962-94599)

Package Diagrams

001-51695 **

Document Number: 001-51026 Rev. **

Page 16 of 18

[+] Feedback

Image 16

Contents Features Logic Block DiagramFunctional Description Cypress Semiconductor Corporation 198 Champion CourtPinouts Pin DefinitionsDevice Operation Sram ReadSram Write AutoStore OperationAutoStore Inhibit Mode Hardware Recall Power UpHardware Store HSB Operation Software StoreLow Average Active Power Data ProtectionNoise Considerations Hardware ProtectA12-A0 Mode Power Hardware Mode SelectionBest Practices DC Electrical Characteristics Range Ambient TemperatureMaximum Ratings Operating RangeData Retention and Endurance CapacitanceThermal Resistance AC Test ConditionsAC Switching Characteristics Switching WaveformsParameter Description 35 ns 55 ns Unit Cypress Alt Min Max ParameterSram Write Cycle 1 WE Controlled 11 Sram Write Cycle 2 CE Controlled 11Switching Waveform AutoStore or Power Up RecallParameter Alt Description STK12C68-5 Unit Min Max Software Controlled STORE/RECALL Cycle Parameter Alt Description 35 ns 55 ns Unit Min MaxHardware Store Cycle Hardware Store CyclePart Numbering Nomenclature STK12C68 5 C 35 M SMD5962 94599 01 MXOrdering Information Pin LCC 350 milPackage Diagrams Pin 300-Mil Side Braze DILPad 350-Mil LCC New data sheet Sales, Solutions, and Legal InformationDocument History