Cypress CY62128E manual Pin Shrunk Thin Small Outline Package 8 x 13.4 mm

Page 9

MoBL® CY62128E

Figure 7. 32-pin Shrunk Thin Small Outline Package (8 x 13.4 mm) (51-85094)

51-85094-*D

Document #: 38-05485 Rev. *F

Page 9 of 12

[+] Feedback

Image 9

Contents Logic Block Diagram FeaturesFunctional Description Cypress Semiconductor Corporation 198 Champion CourtProduct Portfolio Pin Configuration2Pin Soic Top View Ind’l/Auto-AMaximum Ratings Electrical Characteristics Over the Operating RangeDevice Range Ambient GND VI VCCThermal Resistance9 Data Retention Characteristics Over the Operating RangeAC Test Loads and Waveform Data Retention Waveform11Parameter Description Ns Ind’l/Auto-A Ns Auto-E Unit Min Switching Characteristics Over the Operating Range12Read Cycle Write Cycle15Switching Waveforms Write Cycle No CE1 or CE2 Controlled 11, 15, 19 Inputs/Outputs Mode PowerOrdering Information Package DiagramsCY62128ELL-45ZAXI CY62128ELL-55ZAXEPin Shrunk Thin Small Outline Package 8 x 13.4 mm Pin Thin Small Outline Package Type I 8 x 20 mm Submission Orig. Description of Change Date Document HistoryUSB Sales, Solutions, and Legal Information