Cypress CY62128E manual Switching Waveforms

Page 6

MoBL® CY62128E

Switching Waveforms

Figure 1. Read Cycle 1 (Address Transition Controlled) [16, 17]

tRC

ADDRESS

tAA

tOHA

DATA OUT

PREVIOUS DATA VALID

 

 

 

 

DATA VALID

 

 

 

 

 

 

 

 

 

 

Figure 2. Read Cycle No. 2 (OE Controlled) [11, 17, 18]

 

 

ADDRESS

 

 

 

 

tRC

 

 

CE

 

 

 

 

tACE

 

 

OE

 

tHZOE

 

 

tDOE

 

 

tHZCE

 

 

tLZOE

HIGH

 

HIGH IMPEDANCE

 

IMPEDANCE

DATA OUT

DATA VALID

 

 

tLZCE

 

 

 

tPD

 

V

tPU

ICC

CC

50%

 

50%

SUPPLY

 

CURRENT

 

 

ISB

 

Figure 3. Write Cycle No. 1 (WE Controlled) [11, 15, 19, 20]

 

 

 

 

tWC

 

ADDRESS

 

 

 

 

 

tSCE

 

CE

 

 

 

 

tAW

 

tHA

 

tSA

tPWE

 

WE

 

 

 

OE

 

 

 

 

 

tSD

t

 

 

 

HD

DATA IO

NOTE 21

DATA VALID

 

 

tHZOE

 

 

Notes:

16.The device is continuously selected. OE, CE1 = VIL, CE2 = VIH.

17.WE is HIGH for read cycle.

18.Address valid before or similar to CE1 transition LOW and CE2 transition HIGH.

19.Data IO is high impedance if OE = VIH.

20.If CE1 goes HIGH or CE2 goes LOW simultaneously with WE HIGH, the output remains in high impedance state.

21.During this period, the IOs are in output state and input signals must not be applied.

Document #: 38-05485 Rev. *F

Page 6 of 12

[+] Feedback

Image 6
Contents Functional Description FeaturesLogic Block Diagram Cypress Semiconductor Corporation 198 Champion CourtPin Soic Top View Pin Configuration2Product Portfolio Ind’l/Auto-ADevice Range Ambient Electrical Characteristics Over the Operating RangeMaximum Ratings GND VI VCCAC Test Loads and Waveform Data Retention Characteristics Over the Operating RangeThermal Resistance9 Data Retention Waveform11Read Cycle Switching Characteristics Over the Operating Range12Parameter Description Ns Ind’l/Auto-A Ns Auto-E Unit Min Write Cycle15Switching Waveforms Inputs/Outputs Mode Power Write Cycle No CE1 or CE2 Controlled 11, 15, 19CY62128ELL-45ZAXI Package DiagramsOrdering Information CY62128ELL-55ZAXEPin Shrunk Thin Small Outline Package 8 x 13.4 mm Pin Thin Small Outline Package Type I 8 x 20 mm Document History Submission Orig. Description of Change DateSales, Solutions, and Legal Information USB