Cypress CY7C138, CY7C139 Addressr Match, Data INR Valid, Addressl Match, Busyl, Dataoutl Valid

Page 10

 

 

CY7C138, CY7C139

Switching Waveforms (continued)

 

 

 

tWC

 

ADDRESSR

MATCH

 

R/WR

tPWE

 

 

tSD

tHD

DATA INR

VALID

 

tPS

 

 

ADDRESSL

MATCH

 

 

tBLA

tBHA

BUSYL

 

tBDD

 

 

tDDD

DATAOUTL

 

VALID

 

tWDD

 

Figure 11. Write Timing with Busy Input (M/S=LOW)

R/W

BUSY

tWB

tPWE

tWH

Notes

27.I/O0R = I/O0L = LOW (request semaphore); CER = CEL = HIGH

28.Semaphores are reset (available to both ports) at cycle start.

29.If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Figure 12. Busy Timing Diagram No. 1 (CE Arbitration)[30]

Document #: 38-06037 Rev. *D

Page 10 of 17

[+] Feedback

Page 9 Page 11
Image 10
Page 9 Page 11
Contents Functional Description FeaturesLogic Block Diagram Cypress Semiconductor Corporation 198 Champion CourtSelection Guide Description Pin ConfigurationsPin Definitions Left Port Right Port Description UnitMaximum Ratings Electrical Characteristics Over the Operating RangeTemperature Operating RangeCapacitance8 Parameter Description Test Conditions Max UnitGND Switching Characteristics Over the Operating Range9Output ALL Input PulsesBusy Switching WaveformsTiming Data OUTData INR Valid Address L Match Data OUT Data ValidAddress R Match Data Outl ValidHigh Impedance Address SEM or CEData Data Valid AddressDataout Valid Valid AddressSEM Write Cycle Read CycleAddressl Match Addressr MatchData INR Valid BusylAddress L Addressr Busyr Address L,R Address Match CEL CER BusyrADDRESSL,R CER CEL Busy L Address Match Address MismatchRight Side Sets Intl Right Side Clears INT RLeft Side Clears Intl Architecture Write OperationInterrupt Operation Example assumes Non-Contending Read/Write Inputs Outputs OperationRight Port Function Output Source Current Supply Voltage Ambient Temperature C Output VoltageNormalized Supply Current NormalizedSpeed Ordering Code Package DiagramOrdering Information Package Type OperatingSales, Solutions and Legal Information Document History

CY7C138, CY7C139 specifications

The Cypress CY7C139 and CY7C138 are advanced static random-access memory (SRAM) components that have garnered attention in the field of digital electronics due to their high performance and reliability. These SRAMs are designed to meet the demanding needs of a variety of applications, ranging from telecommunications to automotive systems and consumer electronics.

The CY7C139 is a 128K x 8 bit static RAM, while the CY7C138 is a 256K x 8 bit SRAM, offering flexible memory solutions for designers. Both devices utilize a fast access time, typically around 10 to 15 nanoseconds, allowing quick data retrieval essential for high-speed applications. This remarkable speed is complemented by low power consumption, making them suitable for battery-operated devices and other applications where efficiency is paramount.

One of the key features of the CY7C139 and CY7C138 is their asynchronous operation, which enables them to provide high-speed data access without the need for a clock signal. This characteristic simplifies system design and enhances performance, as users can write to and read from the memory without waiting for synchronization. The devices support standard CMOS interface levels, which facilitate integration into a diverse range of digital systems.

Additionally, these SRAMs have been designed with a low standby current, making them particularly effective for low-power applications. The devices also include a robust input/output structure that ensures reliable signal integrity under various operating conditions. Their built-in data retention capability allows the SRAMs to retain stored data even during power failures, a critical feature in many systems that require data preservation.

Both CY7C139 and CY7C138 SRAMs support a wide range of temperature and voltage ranges, making them suitable for industrial and automotive environments. They are packaged in industry-standard configurations, allowing for easy integration into existing designs.

In summary, the Cypress CY7C139 and CY7C138 SRAMs provide high-speed, low-power memory solutions suitable for various applications. Their asynchronous operation, low standby current, and robust performance characteristics make them a preferred choice for engineers looking to enhance system efficiency and reliability. These features make the CY7C139 and CY7C138 indispensable components in modern digital electronic designs.
Top Page Image Contents