Cypress CY7C138, CY7C139 manual Ordering Information, Package Diagram, Speed Ordering Code, Range

Page 16

 

 

 

 

 

CY7C138, CY7C139

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Ordering Information

 

 

 

 

 

4K x8 Dual-Port SRAM

 

 

 

 

 

 

 

 

 

 

 

 

 

Speed

Ordering Code

Package

Package Type

Operating

 

 

(ns)

Name

Range

 

 

 

 

 

 

 

15

CY7C138-15JC

J81

68-Lead Plastic Leaded Chip Carrier

Commercial

 

 

 

 

 

 

 

 

 

 

CY7C138-15JXC

J81

68-Lead Pb-Free Plastic Leaded Chip Carrier

 

 

 

 

 

 

 

 

 

25

CY7C138-25JC

J81

68-Lead Plastic Leaded Chip Carrier

Commercial

 

 

 

 

 

 

 

 

 

 

CY7C138-25JXC

J81

68-Lead Pb-Free Plastic Leaded Chip Carrier

 

 

 

 

 

 

 

 

 

 

CY7C138-25JI

J81

68-Lead Plastic Leaded Chip Carrier

Industrial

 

 

 

 

 

 

 

 

 

 

CY7C138-25JXI

J81

68-Lead Pb-Free Plastic Leaded Chip Carrier

 

 

 

 

 

 

 

 

 

35

CY7C138-35JC

J81

68-Lead Plastic Leaded Chip Carrier

Commercial

 

 

 

 

 

 

 

 

 

CY7C138-35JI

J81

68-Lead Plastic Leaded Chip Carrier

Industrial

 

 

 

 

 

 

 

 

55

CY7C138-55JC

J81

68-Lead Plastic Leaded Chip Carrier

Commercial

 

 

 

 

 

 

 

 

 

CY7C138-55JI

J81

68-Lead Plastic Leaded Chip Carrier

Industrial

 

 

 

 

 

 

 

 

 

 

 

Package Diagram

Figure 16. 68-Pin Plastic Leaded Chip Carrier J81 (51-85005)

51-85005-*A

Document #: 38-06037 Rev. *D

Page 16 of 17

[+] Feedback

Image 16
Contents Features Logic Block DiagramFunctional Description Cypress Semiconductor Corporation 198 Champion CourtPin Configurations Pin Definitions Left Port Right Port DescriptionSelection Guide Description UnitElectrical Characteristics Over the Operating Range TemperatureMaximum Ratings Operating RangeCapacitance8 Parameter Description Test Conditions Max UnitSwitching Characteristics Over the Operating Range9 OutputGND ALL Input PulsesSwitching Waveforms TimingBusy Data OUTData OUT Data Valid Address R MatchData INR Valid Address L Match Data Outl ValidAddress SEM or CE Data Data ValidHigh Impedance AddressValid Address SEMDataout Valid Write Cycle Read CycleAddressr Match Data INR ValidAddressl Match BusylAddress L,R Address Match CEL CER Busyr ADDRESSL,R CER CEL Busy LAddress L Addressr Busyr Address Match Address MismatchRight Side Sets Intl Right Side Clears INT RLeft Side Clears Intl Architecture Write OperationInterrupt Operation Example assumes Non-Contending Read/Write Inputs Outputs OperationRight Port Function Supply Voltage Ambient Temperature C Output Voltage Normalized Supply CurrentOutput Source Current NormalizedPackage Diagram Ordering InformationSpeed Ordering Code Package Type OperatingSales, Solutions and Legal Information Document History

CY7C138, CY7C139 specifications

The Cypress CY7C139 and CY7C138 are advanced static random-access memory (SRAM) components that have garnered attention in the field of digital electronics due to their high performance and reliability. These SRAMs are designed to meet the demanding needs of a variety of applications, ranging from telecommunications to automotive systems and consumer electronics.

The CY7C139 is a 128K x 8 bit static RAM, while the CY7C138 is a 256K x 8 bit SRAM, offering flexible memory solutions for designers. Both devices utilize a fast access time, typically around 10 to 15 nanoseconds, allowing quick data retrieval essential for high-speed applications. This remarkable speed is complemented by low power consumption, making them suitable for battery-operated devices and other applications where efficiency is paramount.

One of the key features of the CY7C139 and CY7C138 is their asynchronous operation, which enables them to provide high-speed data access without the need for a clock signal. This characteristic simplifies system design and enhances performance, as users can write to and read from the memory without waiting for synchronization. The devices support standard CMOS interface levels, which facilitate integration into a diverse range of digital systems.

Additionally, these SRAMs have been designed with a low standby current, making them particularly effective for low-power applications. The devices also include a robust input/output structure that ensures reliable signal integrity under various operating conditions. Their built-in data retention capability allows the SRAMs to retain stored data even during power failures, a critical feature in many systems that require data preservation.

Both CY7C139 and CY7C138 SRAMs support a wide range of temperature and voltage ranges, making them suitable for industrial and automotive environments. They are packaged in industry-standard configurations, allowing for easy integration into existing designs.

In summary, the Cypress CY7C139 and CY7C138 SRAMs provide high-speed, low-power memory solutions suitable for various applications. Their asynchronous operation, low standby current, and robust performance characteristics make them a preferred choice for engineers looking to enhance system efficiency and reliability. These features make the CY7C139 and CY7C138 indispensable components in modern digital electronic designs.