Cypress CY7C1568V18, CY7C1577V18, CY7C1570V18, CY7C1566V18 Boundary Scan Order, Bit Number Bump ID

Page 18

CY7C1566V18, CY7C1577V18

CY7C1568V18, CY7C1570V18

Boundary Scan Order

Bit Number	Bump ID		Bit Number	Bump ID		Bit Number	Bump ID		Bit Number	Bump ID
0	6R		28	10G		56	6A		84	1J

1	6P		29	9G		57	5B		85	2J

2	6N		30	11F		58	5A		86	3K

3	7P		31	11G		59	4A		87	3J

4	7N		32	9F		60	5C		88	2K

5	7R		33	10F		61	4B		89	1K

6	8R		34	11E		62	3A		90	2L

7	8P		35	10E		63	2A		91	3L

8	9R		36	10D		64	1A		92	1M

9	11P		37	9E		65	2B		93	1L

10	10P		38	10C		66	3B		94	3N

11	10N		39	11D		67	1C		95	3M

12	9P		40	9C		68	1B		96	1N

13	10M		41	9D		69	3D		97	2M

14	11N		42	11B		70	3C		98	3P

15	9M		43	11C		71	1D		99	2N

16	9N		44	9B		72	2C		100	2P

17	11L		45	10B		73	3E		101	1P

18	11M		46	11A		74	2D		102	3R

19	9L		47	10A		75	2E		103	4R

20	10L		48	9A		76	1E		104	4P

21	11K		49	8B		77	2F		105	5P

22	10K		50	7C		78	3F		106	5N

23	9J		51	6C		79	1G		107	5R

24	9K		52	8A		80	1F		108	Internal

25	10J		53	7A		81	3G

26	11J		54	7B		82	2G

27	11H		55	6B		83	1H

Document Number: 001-06551 Rev. *E

Page 18 of 28

[+] Feedback

Image 18

Contents Functional Description FeaturesConfigurations Selection GuideLogic Block Diagram CY7C1566V18 Logic Block Diagram CY7C1577V18Logic Block Diagram CY7C1568V18 Logic Block Diagram CY7C1570V18CY7C1566V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1577V18 8M xCY7C1568V18 4M x CY7C1570V18 2M xPin Definitions Pin Name Pin DescriptionSynchronous Read/Write Input. When TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagFunctional Overview Echo Clocks Valid Data Indicator QvldApplication Example SRAM#1 SRAM#2Write Cycle Descriptions OperationComments Device Write cycle description table for CY7C1577V18 followsWrite cycle description table for CY7C1570V18 follows Into the device. D359 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller followsTAP Controller Block Diagram TAP Electrical CharacteristicsTAP AC Switching Characteristics TAP Timing and Test ConditionsInstruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBoundary Scan Order Bit Number Bump IDPower Up Sequence Power Up Sequence in DDR-II+ SramPower Up Waveforms DLL ConstraintsMaximum Ratings Electrical CharacteristicsDC Electrical Characteristics Range AmbientThermal Resistance AC Electrical CharacteristicsCapacitance Parameter Description Test Conditions Max UnitAC Test Loads and Waveforms AC Test Loads and WaveformsHigh Switching CharacteristicsParameter Min Max LOWNOP Switching WaveformsRead/Write/Deselect Sequence 29, 30 Read NOP WriteOrdering Information CY7C1566V18, CY7C1577V18 Package Diagram Ball Fbga 15 x 17 x 1.4 mmNXR ECN No Issue Orig. Description of Change DateDocument History IGS