Cypress CY7C1566V18, CY7C1577V18 Logic Block Diagram CY7C1568V18, Logic Block Diagram CY7C1570V18

Page 3

CY7C1566V18, CY7C1577V18

CY7C1568V18, CY7C1570V18

Logic Block Diagram (CY7C1568V18)

A(20:0)

Address

CLK

Gen.

DOFF

VREF

Control

R/W

Logic

BWS

[1:0]

Write	Write
Reg	Reg

Write Add. Decode	2M x 18 Array	2M x 18 Array
	Read Data Reg.
		36
		18
		18

Read Add. Decode

Output

Logic

R/W

Control

Reg.

DQ[17:0]

Reg.

QVLD

Logic Block Diagram (CY7C1570V18)

A(19:0)

Address

CLK

Gen.

DOFF

VREF

Control

R/W

Logic

BWS

[3:0]

Write

Reg

DecodeAdd.Write

1Mx36Array

DecodeAdd.Read

Logic

R/W

Output

Control

Read Data Reg.

Reg.

DQ[35:0]

Reg.

QVLD

Document Number: 001-06551 Rev. *E

Page 3 of 28

[+] Feedback

Image 3

Contents Selection Guide FeaturesConfigurations Functional DescriptionLogic Block Diagram CY7C1577V18 Logic Block Diagram CY7C1566V18Logic Block Diagram CY7C1570V18 Logic Block Diagram CY7C1568V18CY7C1577V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1566V18 8M xCY7C1570V18 2M x CY7C1568V18 4M xPin Definitions Pin Name Pin DescriptionSynchronous Read/Write Input. When TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for JtagFunctional Overview SRAM#1 SRAM#2 Valid Data Indicator QvldApplication Example Echo ClocksWrite Cycle Descriptions OperationComments Into the device. D359 remains unaltered Write cycle description table for CY7C1577V18 followsWrite cycle description table for CY7C1570V18 follows DeviceIeee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramTAP Electrical Characteristics TAP Controller Block DiagramTAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit Number Bump ID Boundary Scan OrderDLL Constraints Power Up Sequence in DDR-II+ SramPower Up Waveforms Power Up SequenceRange Ambient Electrical CharacteristicsDC Electrical Characteristics Maximum RatingsParameter Description Test Conditions Max Unit AC Electrical CharacteristicsCapacitance Thermal ResistanceAC Test Loads and Waveforms AC Test Loads and WaveformsLOW Switching CharacteristicsParameter Min Max HighRead NOP Write Switching WaveformsRead/Write/Deselect Sequence 29, 30 NOPOrdering Information CY7C1566V18, CY7C1577V18 Ball Fbga 15 x 17 x 1.4 mm Package DiagramIGS ECN No Issue Orig. Description of Change DateDocument History NXR