Cypress CY7C09079V, CY7C09179V, CY7C09099V, CY7C09199V Counter Reset Pipelined Outputs19, 26, 32

Page 16

CY7C09079V/89V/99V

CY7C09179V/89V/99V

Switching Waveforms (continued)

Figure 17. Counter Reset (Pipelined Outputs)[19, 26, 32, 33]

 

 

tCYC2

 

 

 

 

 

 

 

tCH2

tCL2

 

 

 

 

 

CLK

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tSA

tHA

 

ADDRESS

 

 

 

 

 

An

An+1

 

INTERNAL

AX

 

 

0

 

1

An

An+1

ADDRESS

 

 

tSW

tHW

 

 

 

 

 

 

 

 

 

 

 

R/W

tSAD

tHAD

 

 

 

 

 

 

 

 

 

 

 

 

 

ADS

 

 

 

 

 

 

 

 

 

tSCN

tHCN

 

 

 

 

 

 

CNTEN

 

 

 

 

 

 

 

 

 

tSRST

tHRST

 

 

 

 

 

 

CNTRST

 

 

tSD

tHD

 

 

 

 

DATAIN

 

 

D0

 

 

 

 

 

DATAOUT

 

 

 

 

 

Q0

Q1

Qn

 

 

COUNTER

WRITE

READ

READ

READ

 

 

 

RESET

ADDRESS 0

ADDRESS 0

ADDRESS 1

ADDRESS n

 

Notes

32.CE0 = VIL; CE1 = VIH.

33.No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.

Document #: 38-06043 Rev. *C

Page 16 of 21

[+] Feedback

Page 15 Page 17
Image 16
Page 15 Page 17
Contents Logic Block Diagram FeaturesCypress Semiconductor Corporation 198 Champion Court Pin Configurations Functional DescriptionO2R VCC O3R O4R O5R O6R O7R O8R Selection Guide Pin DefinitionsDescription CY7C09079V/89V/99V CY7C09179V/89V/99VElectrical Characteristics Over the Operating Range Maximum RatingsOperating Range CapacitanceUsed for t CKLZ, t OLZ, & t OHZ ALL InputpulsesLoad 1 -6 and -7 only OutputSwitching Characteristics Over the Operating Range Port to Port DelaysADS CntenAddress CLKData OUT Switching Waveforms DataoutClkl ADDRESSB1Addressl Match Datainl Valid CLK RAddress R Match Data Outr ValidCLK CE0 CE1Data Read no Operation Write ReadPipelined Read-to-Write-to-Read OE Controlled19, 26, 27 Read WriteFlow-Through Read-to-Write-to-Read OE = VIL17, 19, 26, 27 Read Write OperationADS ReadRead with Counter Counter Hold External Address Read Counter Hold External Read with Counter With AddressAddress Internal ADS CntenCounter Reset Pipelined Outputs19, 26, 32 Data Data OUT Counter Write Read Reset AddressRead/Write and Enable Operation34, 35 Inputs Outputs Mode Operation0 -I/O Operation Address Counter Control Operation 34, 38, 39 PreviousSpeed ns Ordering Code Ordering InformationPackage Type Operating Range 64K x9 3.3V Synchronous Dual-Port Sram Package Diagram Pin Thin Plastic Quad Flat Pack Tqfp A100Document History Sales, Solutions, and Legal InformationDocument Number Rev ECN No Orig. Description of Change

CY7C09089V, CY7C09189V, CY7C09179V, CY7C09079V, CY7C09199V specifications

Cypress Semiconductor has developed a series of high-performance static random-access memory (SRAM) chips, including the CY7C09099V, CY7C09199V, CY7C09079V, CY7C09179V, and CY7C09189V. These SRAM products are designed for a wide array of applications, ranging from telecommunications and networking to consumer electronics, due to their high speed, low latency, and reliable performance.

One of the most notable features of these CY7C series devices is their high-density configuration. These chips generally offer densities ranging from 256Kb to 16Mb, making them suitable for various applications requiring significant memory capacity without sacrificing speed. Additionally, they typically incorporate a low-power architecture, allowing for efficient energy consumption, which is crucial in battery-operated devices.

The CY7C09099V and CY7C09199V variants are particularly noted for their high-speed access times, achieving data rate performance levels that meet the stringent requirements of modern computing tasks. The read and write access times can vary from 10ns to 15ns, ensuring that these devices can handle fast data processing demands. Their robust performance is complemented by features such as a single supply voltage that simplifies circuit design while providing ease of integration into various systems.

One of the advanced technologies used in these SRAM devices is the asynchronous read and write operation. This technology allows the memory to provide quick data retrieval and storage without the need for complex timing sequences, enhancing overall system responsiveness. Moreover, the chips feature a common data input/output interface, which simplifies communication protocols and reduces design complexity.

Another essential characteristic of the CY7C series is their wide operating temperature range, making them suitable for industrial applications. The ability to operate in diverse environmental conditions increases their reliability across different sectors. Embedded parity checking within the memory architecture helps to detect and correct errors, further ensuring data integrity.

Overall, Cypress’s CY7C09099V, CY7C09199V, CY7C09079V, CY7C09179V, and CY7C09189V SRAM devices represent a significant advancement in memory technology. With a blend of high-speed performance, low power consumption, and robust reliability, they are designed to meet the evolving needs of modern electronic applications, providing designers with a reliable solution for high-performance memory requirements.
Top Page Image Contents