Cypress CY7C09089V, CY7C09179V manual Switching Waveforms, Dataout, Clkl, ADDRESSB1, Address B2

Page 9

CY7C09079V/89V/99V

CY7C09179V/89V/99V

Switching Waveforms (continued)

Figure 7. Read Cycle for Pipelined Operation (FT/PIPE = VIH)[16, 17, 18, 19]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tCYC2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CLK

 

 

 

 

 

tCH2

 

 

 

 

 

 

 

 

tCL2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tSC

 

 

 

 

 

 

 

tHC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tSC

 

 

 

 

 

 

tHC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CE1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R/W

 

 

 

 

 

 

 

tSW

tHW

 

 

 

 

ADDRESS

tSA

tHA

 

 

 

 

An

An+1

 

An+2

 

An+3

 

 

 

DATAOUT

 

1 Latency

tCD2

 

tDC

 

 

 

 

Qn

Qn+1

Qn+2

 

 

 

 

 

 

tCKLZ

 

 

tOHZ

tOLZ

 

 

 

 

 

OE

 

 

 

 

 

tOE

 

 

 

 

 

 

 

 

Figure 8. Bank Select Pipelined Read[20, 21]

 

-

 

 

 

 

 

 

 

tCH2

tCYC2

 

 

 

 

 

tCL2

 

 

 

 

CLKL

 

 

 

 

 

 

 

tSA

tHA

 

 

 

 

ADDRESS(B1)

A0

A1

A2

A3

A4

A5

 

tSC

tHC

 

 

 

 

 

 

 

CE0(B1)

 

 

 

 

 

 

 

 

 

 

 

tCD2

tSC

tHC

tCD2

tCKHZ

 

tCD2

tCKHZ

DATAOUT(B1)

tSA

tHA

D0

 

 

D1

 

 

D3

 

 

tDC

 

tDC

 

tCKLZ

 

ADDRESS(B2)

A0

A1

A2

 

A3

A4

 

A5

 

 

tSC

 

 

tHC

 

 

 

 

CE0(B2)

 

 

 

 

 

 

 

 

 

DATAOUT(B2)

tSC

tHC

 

 

 

tCD2

 

tCKHZ

tCD2

 

 

 

 

 

 

D2

 

D4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tCKLZ

 

 

tCKLZ

Document #: 38-06043 Rev. *C

Page 9 of 21

[+] Feedback

Image 9
Contents Features Logic Block DiagramCypress Semiconductor Corporation 198 Champion Court Functional Description Pin ConfigurationsO2R VCC O3R O4R O5R O6R O7R O8R Pin Definitions Selection GuideDescription CY7C09079V/89V/99V CY7C09179V/89V/99VMaximum Ratings Electrical Characteristics Over the Operating RangeOperating Range CapacitanceALL Inputpulses Used for t CKLZ, t OLZ, & t OHZLoad 1 -6 and -7 only OutputPort to Port Delays Switching Characteristics Over the Operating RangeADS CntenCLK AddressData OUT Dataout Switching WaveformsClkl ADDRESSB1Datainl Valid CLK R Addressl MatchAddress R Match Data Outr ValidCE1 CLK CE0Data Read no Operation Write ReadRead Write Pipelined Read-to-Write-to-Read OE Controlled19, 26, 27Read Write Operation Flow-Through Read-to-Write-to-Read OE = VIL17, 19, 26, 27Read ADSRead with Counter Counter Hold External Address Read Counter Hold External Read with Counter With AddressADS Cnten Address InternalData Data OUT Counter Write Read Reset Address Counter Reset Pipelined Outputs19, 26, 32Mode Operation Read/Write and Enable Operation34, 35 Inputs Outputs0 -I/O Operation Address Counter Control Operation 34, 38, 39 PreviousOrdering Information Speed ns Ordering CodePackage Type Operating Range 64K x9 3.3V Synchronous Dual-Port Sram Pin Thin Plastic Quad Flat Pack Tqfp A100 Package DiagramSales, Solutions, and Legal Information Document HistoryDocument Number Rev ECN No Orig. Description of Change

CY7C09089V, CY7C09189V, CY7C09179V, CY7C09079V, CY7C09199V specifications

Cypress Semiconductor has developed a series of high-performance static random-access memory (SRAM) chips, including the CY7C09099V, CY7C09199V, CY7C09079V, CY7C09179V, and CY7C09189V. These SRAM products are designed for a wide array of applications, ranging from telecommunications and networking to consumer electronics, due to their high speed, low latency, and reliable performance.

One of the most notable features of these CY7C series devices is their high-density configuration. These chips generally offer densities ranging from 256Kb to 16Mb, making them suitable for various applications requiring significant memory capacity without sacrificing speed. Additionally, they typically incorporate a low-power architecture, allowing for efficient energy consumption, which is crucial in battery-operated devices.

The CY7C09099V and CY7C09199V variants are particularly noted for their high-speed access times, achieving data rate performance levels that meet the stringent requirements of modern computing tasks. The read and write access times can vary from 10ns to 15ns, ensuring that these devices can handle fast data processing demands. Their robust performance is complemented by features such as a single supply voltage that simplifies circuit design while providing ease of integration into various systems.

One of the advanced technologies used in these SRAM devices is the asynchronous read and write operation. This technology allows the memory to provide quick data retrieval and storage without the need for complex timing sequences, enhancing overall system responsiveness. Moreover, the chips feature a common data input/output interface, which simplifies communication protocols and reduces design complexity.

Another essential characteristic of the CY7C series is their wide operating temperature range, making them suitable for industrial applications. The ability to operate in diverse environmental conditions increases their reliability across different sectors. Embedded parity checking within the memory architecture helps to detect and correct errors, further ensuring data integrity.

Overall, Cypress’s CY7C09099V, CY7C09199V, CY7C09079V, CY7C09179V, and CY7C09189V SRAM devices represent a significant advancement in memory technology. With a blend of high-speed performance, low power consumption, and robust reliability, they are designed to meet the evolving needs of modern electronic applications, providing designers with a reliable solution for high-performance memory requirements.