Cypress CY62147DV18 manual Write Cycle No WE Controlled13, 17, Write Cycle No CE Controlled13, 17

Page 7

CY62147DV18

MoBL2™

Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[13, 17, 18]

	tWC
ADDRESS
CE	tSCE
CE
tAW		tHA
tSA	tPWE
WE
BHE/BLE	tBW
OE
	tSD	t
		HD

DATA I/O

DATAIN

NOTE 19

tHZOE

Write Cycle No. 2 (CE Controlled)[13, 17, 18]

		tWC
ADDRESS
		tSCE
CE
	tSA		tHA
	tAW		tHA
WE		tPWE
WE
BHE/BLE		tBW
OE
		tSD	t
			HD
DATA I/O	NOTE 19	DATAIN
	tHZOE
Notes:

17.Data I/O is high impedance if OE = VIH.

18.If CE goes HIGH simultaneously with WE = VIH, the output remains in a high-impedance state.

19.During this period, the I/Os are in output state and input signals should not be applied.

Document #: 38-05343 Rev. *B

Page 7 of 11

[+] Feedback

Image 7

Contents Functional Description1 FeaturesCypress Semiconductor Corporation Fbga Top View Pin Configuration2, 3Product Portfolio Electrical Characteristics Over the Operating RangeMaximum Ratings Operating RangeBGA Data Retention Characteristics Over the Operating RangeThermal Resistance AC Test Loads and WaveformsWrite Cycle Switching Characteristics Over the Operating RangeData Retention Waveform 55 ns 70 ns Parameter Description Min Max Unit Read CycleRead Cycle 1 Address Transition Controlled14 Switching WaveformsRead Cycle No OE Controlled 15 Write Cycle No CE Controlled13, 17 Write Cycle No WE Controlled13, 17Write Cycle No BHE/BLE Controlled, OE LOW Write Cycle No WE Controlled, OE LOW18Ordering Information Inputs/Outputs Mode PowerBHE BLE Lead Vfbga 6 x 8 x 1 mm BV48A Package DiagramDocument History Issue Orig. Description of Change DateREV ECN no