Cypress manual Hardware Store Cycle, Parameter Alt Description CY14B101L Unit Min

Page 13

 

 

 

 

 

CY14B101L

 

 

 

 

 

 

 

Hardware STORE Cycle

 

 

 

 

 

 

 

 

 

 

 

Parameter

Alt

Description

CY14B101L

Unit

 

 

Min

Max

 

 

 

 

 

tPHSB

tHLHX

Hardware STORE Pulse Width

15

 

ns

tDELAY [18]

tHLQZ , tBLQZ

Time Allowed to Complete SRAM Cycle

1

70

μs

t [19, 20]

 

 

Soft Sequence Processing Time

 

70

us

ss

 

 

 

 

 

 

Switching Waveforms

Figure 12. Hardware STORE Cycle

3+6%

Figure 13. Soft Sequence Processing[19, 20]

 

6RIW6HTXHQFH

W66

6RIW6HTXHQFH

W66

 

&RPPDQG

 

 

&RPPDQG

 

 

$GGUHVV

$GGUHVV

$GGUHVV

$GGUHVV

$GGUHVV

 

 

W6$

 

W&:

 

W&:

 

&(

 

 

 

 

 

 

9&&

 

 

 

 

 

 

Notes

18.On a hardware STORE initiation, SRAM operation continues to be enabled for time tDELAY to allow read and write cycles to complete.

19.This is the amount of time to take action on a soft sequence command. Vcc power must remain high to effectively register command.

20.Commands such as Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.

Document Number: 001-06400 Rev. *I

Page 13 of 18

[+] Feedback

Image 13
Contents Logic Block Diagram FeaturesFunctional Description Cypress Semiconductor CorporationPin Definitions PinoutsSram Read Device OperationSram Write AutoStore OperationLow Average Active Power Hardware Recall Power UpSoftware Store Software RecallBest Practices Preventing StoreHardware Mode Selection A15 A0 Power Range Ambient Temperature DC Electrical CharacteristicsMaximum Ratings Operating RangeCapacitance Data Retention and EnduranceThermal Resistance AC Test ConditionsSwitching Waveforms AC Switching CharacteristicsMin Max ParameterData Setup to End of Write Chip Enable To End of WriteAddress Setup to End of Write Address Setup to Start of WriteParameter Alt Description CY14B101L Unit Min Max AutoStore or Power Up RecallParameter Alt Description 25 ns 35 ns 45 ns Unit Min Max Software Controlled STORE/RECALL CycleParameter Alt Description CY14B101L Unit Min Hardware Store CycleHardware Store Pulse Width Ordering Information Part Numbering Nomenclature CY 14 B 101 L SZ 25 X C TSpeed Ordering Code Package DiagramsPackage Type Operating Range Pin Shrunk Small Outline Package Document Title CY14B101L 1 Mbit 128K x 8 nvSRAM Document HistoryUSB Sales, Solutions, and Legal Information