CyClone COMPACTPCI-824 user manual Sdram Eeprom, Jtag Emulator Support

Page 20

HARDWARE

Table 2-7. I2C Device Addresses

Designator

Device

Function

Address

 

 

 

 

J10

DDR SDRAM

Memory

10100011

EEPROM SODIMM

Configuration

 

 

 

 

 

 

U13

LM75

Temperature Sensor

1001000x

 

 

 

 

U1

LM75

Temperature Sensor

1001001x

 

 

 

 

U16

24C08-LV

Serial EEPROM

1010000x

 

 

 

 

2.10.1SDRAM EEPROM

The EEPROM located on the DDR SDRAM module contains identification and configuration infor- mation. Breeze code will read this information on power-up and will properly configure the PPC440GX processor to the SDRAM type. No user intervention is required.

2.10.2Temperature Sensors

The LM75 temperature sensors have overtemperature trip points that will trigger an interrupt when crossed. The sensors have been placed on the board U1 & U14 and share an interrupt line to the processor. Polling the two devices will be required to determine which part has triggered the interrupt. The sensors are placed in interrupt mode by the Breeze initialization code. The default overtemperature point is 80 degrees Celsius. The sensors can be read for a temperature reading at any time, reading after an interrupt clears the interrupt. The sensor will not interrupt again until the temperature has dropped below the hysteresis value (default is 75 degrees Celsius) and risen again passed the trip point. Consult the LM75 data sheet for more details on programming the temperature sensors.

2.10.3Serial EEPROM

The first time a CPCI-820 is powered up, initial conditions are read from a serial EEPROM connected to the I2C bus. The device is read during reset. Initially, the serial EEPROM is disabled and the processor powers up in a default state. Once the board is programmed and the serial EEPROM is programmed, then subsequent power ups will use the data stored.

2.10.4Phase Lock Loop Clock Driver

The PPC440GX memory controller generates a single differential pair memory clock for the DDR SDRAM devices. The CDCV850 is a low skew, low jitter, zero delay buffer that distributes the differ- ential clock to the three input pairs of the 200 pin SoDIMM.

2.11JTAG EMULATOR SUPPORT

The CPCI-824 provides a joint test action group JTAG emulator interface at J27 for XScale compatible emulators. The JTAG emulator interface connects to the JTAG port of the IOP331 processor and has the ability to assert a reset to the secondary PCI bus. The JTAG emulator header definition is shown in Table 2-8

2-10

CPCI-824 User’s Manual

 

Revision 1.0, January 2006

Page 19 Page 21
Image 20
Page 19 Page 21
Contents Page Contents ChapterAppendix a Appendix BList of Figures List of TablesContents CPCI-824 Block Diagram IntroductionGeneral Introduction Features SdramEnvironmental General Introduction SpecificationsEnvironmental Specifications CPCI-824 Physical Configuration General IntroductionReference Manuals Applied Micro Circuits CorporationSoftware Development Byte Ordering Amcc Powerpc 440GX ProcessorHardware Hardware Memory MAP DDR Sdram InterfaceInterrupts DDR DDR SdramSdram External Interrupts InterruptInput Console Serial PortGigabit Ethernet Port Console Serial Port Connector Pin Signal DescriptionEthernet 100 Fast Port Connector Pin Signal Description 10/100Base-T Gigabit Ethernet Port LEDsFast Ethernet Port Fast Ethernet Port LEDsHardware Peripheral BUS Flash ROMLeds User LEDs During InitializationGeographic Addressing Breeze Start-up LedsLED Tests 10 I2C BUS Power Supply MonitoringFAN Monitoring Sdram Eeprom Jtag Emulator SupportJtag Emulator Pin Assignment Signal PMC Module Signal Definitions Physical AttributesPMC Module Connector PMC Module InterfaceModule Idsel Addr IDSEL# Clock Arbitration ST Device ND DeviceTable A-3. P21 PMC Module Connector Pinout Table A-4. P22 PMC Module Connector Pinout Signal Table A-5. P23 PMC Module Connector Pinout Appendix B Cpci J2 Definition Table B-1 CPCI-824 J2 Definition
Top Page Image Contents