CyClone COMPACTPCI-824 user manual Power Supply Monitoring, FAN Monitoring, 10 I2C BUS

Page 19

HARDWARE

2.8.5Power Supply Monitoring

Two circuits are provided for monitoring the health of power supplies. Additional inputs to the CompactPCI connector define pins for degraded, failed and detected power supplies. The definitions for the CompactPCI connector J2 is provided in Appendix B. A failed or degraded power supply, as long as it is detected, will cause an interrupt to the processor. Additionally, the state of the power supply as defined by POWERGOOD, i.e. the power supply is neither degraded or failed, is displayed in a green LED. Figure 2-4 shows the bit definition for the power supply status register.

Figure 2-4. Power Supply Status Register, E800 0000H

PS0 Failed

PS1 Failed

PS0 Detected

PS1 Detected

Degraded

0

1

2

3

4

5

6

7

2.9FAN MONITORING

Two circuits are provided for monitoring of the two fan frequency inputs. As in the case of the power supply monitoring signals, additional inputs to J2 have been defined for the two fan inputs. Refer to Appendix B for their pin locations. The fan monitoring circuits will provide an interrupt to the processor if the frequency of the fan output falls below approximately 8K RPM. Green LEDs are provided for fan interrupt status. If a fan frequency input causes an interrupt, the corresponding LED is turned off.

2.10I2C BUS

The CPCI-824 has five components attached to the Inter-Integrated Circuit (I2C) bus interface #0 of the

PPC440GP processor: the DDR SDRAM EEPROM, the two temperature sensors, the reset configu- ration Serial EEPROM, and the DDR SDRAM phase lock loop clock driver. The I2C addresses of the devices are shown in Table 2-7.

CPCI-824 User’s Manual

2-9

Revision 1.0, January 2006

 

Page 18 Page 20
Image 19
Page 18 Page 20
Contents Page Appendix B ContentsChapter Appendix aList of Tables List of FiguresContents Introduction CPCI-824 Block DiagramSdram General Introduction FeaturesEnvironmental Specifications General Introduction SpecificationsEnvironmental General Introduction CPCI-824 Physical ConfigurationApplied Micro Circuits Corporation Reference ManualsSoftware Development Hardware Amcc Powerpc 440GX ProcessorByte Ordering DDR Sdram Interface Hardware Memory MAPSdram DDR DDR SdramInterrupts Console Serial Port External InterruptsInterrupt InputEthernet Console Serial Port Connector Pin Signal DescriptionGigabit Ethernet Port Fast Ethernet Port LEDs 100 Fast Port Connector Pin Signal Description 10/100Base-TGigabit Ethernet Port LEDs Fast Ethernet PortUser LEDs During Initialization Hardware Peripheral BUSFlash ROM LedsLED Tests Breeze Start-up LedsGeographic Addressing FAN Monitoring Power Supply Monitoring10 I2C BUS Jtag Emulator Support Sdram EepromJtag Emulator Pin Assignment Signal Physical Attributes PMC Module Signal DefinitionsST Device ND Device PMC Module ConnectorPMC Module Interface Module Idsel Addr IDSEL# Clock ArbitrationTable A-3. P21 PMC Module Connector Pinout Table A-4. P22 PMC Module Connector Pinout Signal Table A-5. P23 PMC Module Connector Pinout Table B-1 CPCI-824 J2 Definition Appendix B Cpci J2 Definition
Top Page Image Contents