Transcend Information TS128GSSD25-M dimensions Reliability, Wear-Leveling algorithm, ECC algorithm

Page 8

TS8GSSD25-S
TS16GSSD25-S
TS32GSSD25-S/M
TS64GSSD25-S/M	2.5” Solid State Disk
TS128GSSD25-M	2.5” Solid State Disk

Reliability

Wear-Leveling algorithm

The controller supports static/dynamic wear leveling. When the host writes data, the controller will find and use the block with the lowest erase count among the free blocks. This is known as dynamic wear leveling. When the free blocks' erase count is higher than the data blocks', it will activate the static wear leveling, replacing the not so frequently used user blocks with the high erase count free blocks.

ECC algorithm

The controller use BCH8 ECC algorithm per 512 bytes. BCH8 can correct up to 8 random error bits within 512 data bytes.

Bad-block management

When the flash encounters ECC failed, program fail or erase fail, the controller will mark the block as bad block to prevent the used of this block and caused data lost later on.

Transcend Information Inc.

8

V1.08

Image 8

Contents Placement Features DimensionsDescription V1.08Specifications Model P/N User Max. LBA Cylinder Head Sector Model P/N Sequential ReadMaxSequential WriteMax Compliance Data Reliability Data RetentionOperating Non-Operating Package Dimensions TS128GSSD25-MPin No Pin Name Pin AssignmentsPin Layout Block Diagram Reliability Wear-Leveling algorithmECC algorithm Bad-block managementSupport ATA/ATAPI Command List Command Name CodeSET Multiple Mode ATA Command Specifications Identify Device Information Default Value Word Value DescriptionPIO data transfer cycle timing mode Reserved TS8GSSD25-S TS16GSSD25-S TS32GSSD25-S/M TS64GSSD25-S/M Minor version number TS8GSSD25-S TS16GSSD25-S TS32GSSD25-S/M TS64GSSD25-S/M TS8GSSD25-S TS16GSSD25-S TS32GSSD25-S/M TS64GSSD25-S/M TS8GSSD25-S TS16GSSD25-S TS32GSSD25-S/M TS64GSSD25-S/M Idle E3h Idle Immediate E1hInitialize Device Parameters 91h Read Buffer E4hLog Address Log Name Feature Set Access Read LOG EXT 2FhRead Multiple C4h Read Multiple EXT 29hSecurity Disable Password F6h Recalibrate 10hSecurity Erase Prepare F3h Security Erase Unit F4hSecurity set Password data content Security Unlock informationFeatures register Value and settable operating mode D9h DAhByte Description Byte 2-361 Individual attribute dataAttribute ID information is listed in the following table Description Detail Information ByteSmart Read Attribute Threshold Smart Enabl Operations Standby E2h Standby Immediate E0hWrite Buffer E8h Write DMA CAhWrite Multiple EXT 39h Write Multiple FUA EXT CEhWrite Sectors 30h/31h Write Sectors EXT 34hUltra DMA data burst timing requirements Ultra DMA data transferTranscend Information Inc Name Comment Initiating an Ultra DMA data-in burst Host pausing an Ultra DMA data-in burst Sustained Ultra DMA data-in burstDevice terminating an Ultra DMA data-in burst Host terminating an Ultra DMA data-in burst Initiating an Ultra DMA data-out burst Device pausing an Ultra DMA data-out burst Sustained Ultra DMA data-out burstHost terminating an Ultra DMA data-out burst Device terminating an Ultra DMA data-out burst PIO data transfer PIO timing requirementsPIO data transfer to/from device Ordering Information Taiwan Germany