Vizio L42HDTV10A, GV42L HDTV Precharge Timing During Write Operation, Burst Stop Command

Page 35

7.Precharge Timing During Write Operation

Precharge timing for Write operations in DRAMs requires enough time to satisfy the write recovery requirement. This is the time required by a DRAM sense amp to fully store the voltage level. For DDR SDRAMs, a timing parameter (tWR) is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank. The “write recovery” operation begins on the rising clock edge after the last DQS edge that is used to strobe in the last valid write data. “Write recovery” is complete on the next 2nd rising clock edge that is used to strobe in the Precharge command.

8.Burst Stop Command

The Burst Stop command is valid only during burst read cycles and is initiated by having RAS and CAS high with CS and WE low at the rising edge of the clock. When the Burst Stop command is issued during a burst Read cycle, both the output data (DQ) and data strobe (DQS) go to a high impedance state after a delay (LBST) equal to the CAS latency programmed into the device. If the Burst Stop command is issued during a burst Write cycle, the command will be treated as a NOP command.

CONFIDENTIAL – DO NOT COPY

Page 7-16

 

File No. SG-0198

Image 35
Contents Vizio GV42L Hdtv Table of Contents Vinc Features Power Supply SpecificationOptical Characteristics Speaker Dimensions Physical dimension Width 1066 mmWeight Physical weight Mounting PrecautionsOperating Precautions Handling Precautions for Protection TV Source On Screen DisplayRGB Mode AV Component Mode Hdmi MODE: Confidential do not Copy Factory preset timings Pin Assignment Hdmi Connect PIN Assignment Type TV RF connector RGB Signal Main Board I/o Connections Theory of Circuit Operation MT8202 Application Decoder YPbPr/Scart/D-connectorVideo input Support Formats Digital port2D-Graphic/OSD processor Supporting OSD mirror and upside downMicroprocessor interface I/O ports are configured as follows:Video processor 1.Color Management Dram Usage DDR Sdram V58C2128164SBI5 Application Pin description Power-UpFunctional Description Command Truth TableMode Register Set MRS Precharge Bank Activate Command Precharge Timing During Read Operation Read OperationPrecharge Timing During Write Operation Burst Stop CommandBurst Write Operation MX29LV160BTTC Flash Application Block Diagram Command Definitions Write COMMANDS/COMMAND Sequences READ/RESET Command WM8776 Application Reading Array DataAudio sample rate Slave mode Confidential do not Copy MT8293 Application Video Data Conversion and Video Output Tmds Digital CoreActive port detection Hdcp DecryptionTDA8946 Application I2c Interface to Display ControllerBlock diagram Input configuration Output power measurement MT5351 Application Mode selectionGeneral Feature List CGMS/WSS Confidential do not Copy MX29LV320BTTC Flash Application Confidential do not Copy Block Diagram BUS OPERATION--1 BUS OPERATION--2 Write COMMANDS/COMMAND SequencesTable A. MX29LV320AT/B Command Definitions Reset Operation Standby ModeWrite Protect WP Software Command DefinitionsTable B. Write Operation Status Write Operation StatusFig C. Command Write Operation Fig D. Read Timing Waveforms Fig E. Reset Timing Waveform Functional Description Block Diagram 16Mb xDDR Sdram NT5DS16M16CS-5T Application Pin Configuration 400mil Tsop II x4 / x8 Mode Register Operation Operating Mode Extended Mode Register Definition Extended Mode RegisterActive Truth Table a CommandsSelf Refresh ReadWrite Auto RefreshReads OperationsRandom Read Accesses CAS Latencies Burst Length = 2, 4 or Read Command Write Command Data Input Write Data Output Read PC MODE1366X768 60HZ WaveformsCH1 Green # FB27 CH2 Vgavsync L22 CH1 Vgal R193 CH2 Avol R194 CH1 PCL CE70+ PCL CE70 AV&TV Mode AV1/AV2/TV Video Confidential do not Copy CH1 Dacbclk U23 PIN4 CH1 Dacmclk U23 PIN5 Component Mode Component 1/2 CH1YCBCRL2L19 CH2 2A33 U22 PIN11 CH1 AVL CE71+CH2 Auspl R304 Hdmi 1&2 Confidential do not Copy DTV HD Confidential do not Copy CH1 Vovsync DU9 PIN W1 CH1 Vode DU9 PIN W2 CH1 Vopclk DU9 PIN Monitor Display Nothing PC Mode Trouble shootingTV, Composite VIDEO1, 2, S-VIDEO is not Display Correctly COMPONENT1, 2 is not Display Correctly Hdmi is not Display Correctly Trouble of DC-DC Converter Trouble of DDC Reading System Block Diagram Wxga panel Block DiagramConfidential do not Copy Main Board Block Diagram Page Page Page Page Page Page Page