Vizio GV42L HDTV, L42HDTV10A service manual Extended Mode Register Definition

Page 68

Extended Mode Register

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, bit A0; output drive strength selection, bit A1; and QFC output enable/disable, bit A2 (NTC optional). These functions are controlled via the bit settings shown in the Extended Mode Register Definition. The Extended Mode Register is programmed via the Mode Register Set command (with BA0 = 1 and BA1 = 0) and retains the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements result in unspecified operation.

Extended Mode Register Definition

CONFIDENTIAL – DO NOT COPY	Page 7-49
	File No. SG-0198

Image 68

Contents Vizio GV42L Hdtv Table of Contents Vinc Features Power Supply SpecificationOptical Characteristics Dimensions Physical dimension Width 1066 mm Weight Physical weightMounting Precautions SpeakerOperating Precautions Handling Precautions for Protection On Screen Display TV SourceRGB Mode AV Component Mode Hdmi MODE： Confidential do not Copy Factory preset timings Pin Assignment Hdmi Connect PIN Assignment Type TV RF connector RGB Signal Main Board I/o Connections Theory of Circuit Operation MT8202 Application Decoder YPbPr/Scart/D-connectorVideo input Digital port Support FormatsSupporting OSD mirror and upside down 2D-Graphic/OSD processorI/O ports are configured as follows： Microprocessor interfaceVideo processor 1.Color Management Dram Usage DDR Sdram V58C2128164SBI5 Application Pin description Command Truth Table Power-UpFunctional DescriptionMode Register Set MRS Precharge Bank Activate Command Read Operation Precharge Timing During Read OperationBurst Stop Command Precharge Timing During Write OperationBurst Write Operation MX29LV160BTTC Flash Application Block Diagram Command Definitions Write COMMANDS/COMMAND Sequences READ/RESET Command Reading Array Data WM8776 ApplicationAudio sample rate Slave mode Confidential do not Copy MT8293 Application Tmds Digital Core Active port detectionHdcp Decryption Video Data Conversion and Video OutputI2c Interface to Display Controller TDA8946 ApplicationBlock diagram Input configuration Output power measurement Mode selection MT5351 ApplicationGeneral Feature List CGMS/WSS Confidential do not Copy MX29LV320BTTC Flash Application Confidential do not Copy Block Diagram BUS OPERATION--1 Write COMMANDS/COMMAND Sequences BUS OPERATION--2Table A. MX29LV320AT/B Command Definitions Standby Mode Reset OperationSoftware Command Definitions Write Protect WPWrite Operation Status Table B. Write Operation StatusFig C. Command Write Operation Fig D. Read Timing Waveforms Fig E. Reset Timing Waveform Functional Description Block Diagram 16Mb xDDR Sdram NT5DS16M16CS-5T Application Pin Configuration 400mil Tsop II x4 / x8 Mode Register Operation Operating Mode Extended Mode Register Extended Mode Register DefinitionTruth Table a Commands ActiveRead WriteAuto Refresh Self RefreshOperations ReadsRandom Read Accesses CAS Latencies Burst Length = 2, 4 or Read Command Write Command Data Input Write Data Output Read Waveforms PC MODE1366X768 60HZCH1 Green # FB27 CH2 Vgavsync L22 CH1 Vgal R193 CH2 Avol R194 CH1 PCL CE70+ PCL CE70 AV&TV Mode AV1/AV2/TV Video Confidential do not Copy CH1 Dacbclk U23 PIN4 CH1 Dacmclk U23 PIN5 Component Mode Component 1/2 CH1YCBCRL2L19 CH2 2A33 U22 PIN11 CH1 AVL CE71+CH2 Auspl R304 Hdmi 1&2 Confidential do not Copy DTV HD Confidential do not Copy CH1 Vovsync DU9 PIN W1 CH1 Vode DU9 PIN W2 CH1 Vopclk DU9 PIN Trouble shooting Monitor Display Nothing PC ModeTV, Composite VIDEO1, 2, S-VIDEO is not Display Correctly COMPONENT1, 2 is not Display Correctly Hdmi is not Display Correctly Trouble of DC-DC Converter Trouble of DDC Reading Block Diagram System Block Diagram Wxga panelConfidential do not Copy Main Board Block Diagram Page Page Page Page Page Page Page