Yamaha YMF744B (DS-1S) specifications AC’97 Master Clock, Master Clock timing for AC’97

Page 55

YMF744B

4-4. AC’97 Master Clock

(Fig.5)

 

 

 

 

 

 

 

 

 

 

 

Item

 

Symbol

Min.

Typ.

Max.

Unit

 

 

 

 

 

 

 

CMCLK Cycle Time

 

tCMCYC

-

40.69

-

ns

CMCLK High Time

 

tCMHIGH

8

-

-

ns

CMCLK Low Time

 

tCMLOW

8

 

-

ns

CMCLK Rising Time

 

tCMR

-

4.6

-

ns

CMCLK Falling Time

 

tCMF

-

2.1

-

ns

Note : Top = 0-70°C, PVDD=3.3 ±0.3 V, VDD=3.3±0.3 V, CVDD=3.3±0.3 V, LVDD=3.3±0.3 V, CL=50 pF

t CMR

t CMF

 

0.8 VDD3

CMCLK

0.5 VDD3

 

 

0.2 VDD3

 

 

t CMHIGH t CMLOW

t CMCYC

Fig.5: Master Clock timing for AC’97

February 3, 1999

-55-

Image 55
Contents Preliminary FeaturesOverview February 3 LogosGM system level SensauraYMF744B-V 0.5mm pin pitch PIN ConfigurationYMF744B-R 0.4mm pin pitch PCI Bus Interface 54-pin PIN DescriptionAC’97 Interface 8-pin Legacy Device Interface 15-pin External Audio Interface 5-pinMiscellaneous 11-pin Reserve Pin 13-pin Power Supply 22-pinPC/PCI IRQ Block DiagramFunction Overview PCI Bus CommandTarget Device Mode Master Device Mode5C-5Fh PCI Configuration Register00-01h Vendor ID 04-05h Command02-03h Device ID 06-07h Status 0Bh Base Class Code 08h Revision ID09h Programming Interface 0Ah Sub-class Code0Eh Header Type 0Dh Latency Timer10-13h PCI Audio Memory Base Address B0................IO Read Only 18-1Bh Legacy Audio I/O Base Address Dummy for JoystickB150 ........Subsystem ID 2C-2Dh Subsystem Vendor ID2E-2Fh Subsystem ID B150 ........Subsystem Vendor ID3Eh Minimum Grant 34h Capability Register Pointer3Ch Interrupt Line 3Dh Interrupt Pin40-41h Legacy Audio Control 3Fh Maximum LatencyB108 ........SBIRQ Sound Blaster IRQ Channel Select B4................MIEN MPU401 IRQ EnableB5................I/O I/O Address Aliasing Control B76 ..........SDMA Sound Blaster DMA-8 Channel SelectB8................MAIM MPU401 Acknowledge Interrupt Mask B14..............SIEN Serialized IRQ enableB1211 ......SMOD SB DMA mode 42-43h Extended Legacy Audio Control46-47h Subsystem ID Write Register 44-45h Subsystem Vendor ID Write Register48-49h DS-1S Control Read / Write Default 0001h Access Bus Width 8, 16, 32-bitCrst AC’97 Software Reset Signal Control Wrst AC’97 Warm Reset4A-4Bh DS-1S Power Control 4C-4Dh D-DMA Slave Configuration 4E-4Fh DS-1S Power Control Psio Power Save I/O Pad Psacl Power Save AC-LinkB12 B70 ..........Capability ID Capability Identifier 50h Capability ID54-55h Power Management Control / Status 52-53h Power Management Capabilities51h Next Item Pointer 5A-5Bh DS-1S Secondary AC’97 Power Control 58-59h Acpi Mode62-63h Sound Blaster Base Address 60-61h FM Synthesizer Base AddressB150 ........Joystick Base Address 64-65h MPU401 Base Address66-67h Joystick Base Address B151 ........MPU401 Base AddressISA Compatible Device DS-1S Status Register FM Synthesizer BlockFM Synthesizer Status Register RO FM Synthesizer Data Register Array 0 R/W FM Synthesizer Data RegisterFM Synthesizer Data Register Array 1 R/W Sound Blaster Pro Block CMD DSP CommandSB Mixer DSP Sound Blaster Pro MixerSB Mixer AC’97 Volume for MidiSbpda Sound Blaster Power Down Acknowledgement B0................SBPDR Sound Blaster Power Down RequestSE Scan Enable SM Scan ModeF4h FM Synthesizer / MPU401 Status F1h Scan In/ Out DataF2h Current FM Synthesizer Index F3h Current FM Synthesizer ArrayFfemp FM Synthesizer Empty SB IRQ Status F8h Interrupt Flag RegisterMPU401 JoystickPC/PCI DMA Emulation ProtocolDMA Serialized IRQ Interrupt RoutingHardware Volume Control Spdif Digital Audio InterfaceSclk Data Lrck Zoomed Video PortAC’97 Digital Docking Multiple AC’97 & Multi-ChannelChannel Speaker System Absolute Maximum Ratings Electrical CharacteristicsRecommended Operating Conditions DC Characteristics Reset AC CharacteristicsMaster Clock PCI Clock timing PCI InterfaceMaster Clock timing for AC’97 AC’97 Master ClockAC-link timing AC-linkZoomed Video Port timing Zoomed Video PortUnit mm February 3 External DimensionsYMF744B-R Yamaha Corporation