SIGNAL FLOW
ANALOG
INPUTS
[balanced]
DigitalInput [AES]
DigitalInput [S/PDIF]
|
|
|
| INPUT/OUTPUTPPM |
|
|
| ||
|
|
|
| Left |
|
|
| ||
|
|
|
| Right |
|
|
| ||
| ANALOGIN | Input |
| ||||||
Left | GAIN | Selector | Bypass | ||||||
Right |
|
|
|
|
|
| |||
| DigitalInputSelect |
|
|
|
|
| |||
| AES |
|
|
|
|
|
|
| |
| S/PDIF |
|
|
|
|
|
|
|
ANALOGOUT
GAIN
Dig | |
| A |
O [b
Dig
The signal path is 24 bit.
If the digital gains are set to 0dB and dither is set to off, the full 24 bit digital signal is preserved on the bit level.
The
Signal is always present on all Outputs.
9