Package Diagram, Pin 300 MIL Soic Package Outline

CY2291

Package Diagram

51-85024 *C

Document #: 38-07189 Rev. *C

Page 11 of 12

[+] Feedback

Image 11

Contents

Cypress Semiconductor Corporation 198 Champion Court FeaturesLogic Block Diagram Benefits Pin Definitions Name Pin Number Description Pinouts Operation Output ConfigurationPower Saving Features Custom Configuration Request Procedure Parameter Description Part Numbers Min Max Unit Electrical Characteristics, CommercialMaximum Ratings Operating Conditions5 Electrical Characteristics, Industrial Cpll Switching Characteristics, CommercialParameter Name Description Min Typ Max Unit 50% CY2291F MHzOperation 80 MHz 76.923 kHz CY2291F 66.6 MHz 76.923 kHz Output Duty 80 MHz 76.923 kHz Output Duty Switching Characteristics, IndustrialOutput Period Clock output range CY2291I 5V operation 90 MHz 76.923 kHz CY2291FI Clock Jitter14 Peak-to-peak period jitter fOUT 50 MHz Switching WaveformsMHz/ms Clock Jitter14 Peak-to-peak period jitter Ordering Information Package CharacteristicsTest Circuit Pin 300 MIL Soic Package Outline Package Diagram Orig. Submission Description of Change Date Sales, Solutions, and Legal InformationDocument History