Cypress CY62128EV30 manual Package Diagrams continued, Page 10 of, + Feedback

Models: CY62128EV30

1 11

Page 10

CY62128EV30

Package Diagrams (continued)

51-85094-*D

Document #: 38-05579 Rev. *D

[+] Feedback

Image 10

Contents

CY62128EV30 FeaturesLogic Block Diagram Functional DescriptionTop View Pin Configuration2CY62128EV30 SOICOperating Range Electrical CharacteristicsMaximum Ratings CY62128EV30CY62128EV30 Data Retention CharacteristicsCapacitance Thermal ResistanceCY62128EV30 Switching CharacteristicsData Retention Waveform Figure 3. Read Cycle No. 2 OE controlled 10, 16 Switching WaveformsCY62128EV30 Figure 4. Write Cycle No. 1 WE controlled 10, 15, 18Switching Waveforms continued CY62128EV30Ordering Information Package DiagramsCY62128EV30 Figure 8. 32-Pin Thin Small Outline Package Type I 8 x 20 mm Package Diagrams continuedCY62128EV30 + FeedbackFigure 9. 32-Pin Shrunk Thin Small Outline Package 8 x 13.4 mm Package Diagrams continuedCY62128EV30 Page 10 ofCY62128EV30 Document History PageIssue Date Document Title CY62128EV30 MoBL 1 Mbit 128K x 8 Static RAM