Cypress CY62128EV30 manual Switching Waveforms, Read Cycle 1 Address transition controlled 15

CY62128EV30

Switching Waveforms

Figure 2. Read Cycle 1 (Address transition controlled) [15, 16]

tRC

ADDRESS

tAA

tOHA

DATA OUT PREVIOUS DATA VALID DATA VALID

Figure 3. Read Cycle No. 2 (OE controlled) [10, 16, 17]

ADDRESS
	tRC
CE
	tACE
OE		tHZOE
	tDOE
		tHZCE
	tLZOE		HIGH
	HIGH IMPEDANCE		IMPEDANCE
DATA OUT	DATA VALID
	tLZCE
		tPD
V	tPU		ICC
CC	50%		50%
SUPPLY
CURRENT			ISB
	Figure 4. Write Cycle No. 1 (WE controlled) [10, 15, 18, 19]

		tWC
ADDRESS
		tSCE
CE
	tAW		tHA
	tSA	tPWE
WE
OE
		tSD	t
			HD
DATA IO	NOTE 20	DATA VALID
	tHZOE

Notes

15.The device is continuously selected. OE, CE1 = VIL, CE2 = VIH.

16.WE is HIGH for read cycle.

17.Address valid before or similar to CE1 transition LOW and CE2 transition HIGH.

18.Data IO is high impedance if OE = VIH.

19.If CE1 goes HIGH or CE2 goes LOW simultaneously with WE HIGH, the output remains in high impedance state.

20.During this period, the IOs are in output state. Do not apply input signals.

Document #: 38-05579 Rev. *D Page 6 of 11

[+] Feedback