Contents
Logic Block Diagram
Features
CY62128EV30
Functional Description
CY62128EV30
Pin Configuration2
Top View
SOIC
Maximum Ratings
Electrical Characteristics
Operating Range
CY62128EV30
Capacitance
Data Retention Characteristics
CY62128EV30
Thermal Resistance
Switching Characteristics
CY62128EV30
Data Retention Waveform
CY62128EV30
Switching Waveforms
Figure 3. Read Cycle No. 2 OE controlled 10, 16
Figure 4. Write Cycle No. 1 WE controlled 10, 15, 18
CY62128EV30
Switching Waveforms continued
Package Diagrams
Ordering Information
CY62128EV30
CY62128EV30
Package Diagrams continued
Figure 8. 32-Pin Thin Small Outline Package Type I 8 x 20 mm
+ Feedback
CY62128EV30
Package Diagrams continued
Figure 9. 32-Pin Shrunk Thin Small Outline Package 8 x 13.4 mm
Page 10 of
Issue Date
Document History Page
CY62128EV30
Document Title CY62128EV30 MoBL 1 Mbit 128K x 8 Static RAM