Write Cycle No 1 WE Controlled 12, 16 | Cypress CY62146ESL specs

CY62146ESL MoBL→

Figure 4. Write Cycle No 1: WE Controlled [12, 16, 17]

Notes

16.Data IO is high impedance if OE = VIH.

17.If CE goes HIGH simultaneously with WE = VIH, the output remains in a high impedance state.

18.During this period, the IOs are in output state. Do not apply input signals.

Document #: 001-43142 Rev. **

Page 8 of 12

[+] Feedback

Image 8

Contents

Features Logic Block DiagramFunctional Description Cypress Semiconductor Corporation 198 Champion Court Pin Configuration Product Portfolio Electrical Characteristics Maximum RatingsOperating Range Device Range Ambient Capacitance Thermal ResistanceAC Test Loads and Waveforms Tsop Parameter Description Conditions Min Typ Max Unit Data Retention CharacteristicsData Retention Waveform Write Cycle12 Switching CharacteristicsParameter Read Cycle Description 45 ns Min Max Unit Switching Waveforms Read Cycle No.1 Address Transition Controlled Write Cycle No 1 WE Controlled 12, 16 Write Cycle 3 WE controlled, OE LOW Inputs/Outputs Mode Power Ordering InformationBHE BLE CY62146ESL-45ZSXI Package Diagrams Issue Date Orig. Change Description of Change 1875228 New Data SheetDocument History REV ECN no