Cypress CY62147DV30 manual Switching Waveforms, Read Cycle 1 Address Transition Controlled18

Models: CY62147DV30

1 12

Page 6

CY62147DV30

tRC

ADDRESS

tOHA tAA

DATA OUT	PREVIOUS DATA VALID					DATA VALID

18.The device is continuously selected. OE, CE = VIL, BHE and/or BLE = VIL.

19.WE is HIGH for read cycle.

20.Address valid prior to or coincident with CE and BHE, BLE transition LOW.

Document #: 38-05340 Rev. *F

Page 6 of 12

[+] Feedback

Image 6

Contents

Functional Description1 FeaturesLogic Block Diagram Cypress Semiconductor CorporationPin Configuration2, 3 Product PortfolioElectrical Characteristics Over the Operating Range Maximum RatingsOperating Range AC Test Loads and Waveforms10 Data Retention Characteristics Over the Operating RangeThermal Resistance10 Data Retention Waveform13Min Max Unit Read Cycle Switching Characteristics Over the Operating Range1445 ns 55 ns 70 ns Parameter Description Min Write CycleSwitching Waveforms Read Cycle 1 Address Transition Controlled18Read Cycle No OE Controlled19 Write Cycle No WE Controlled17, 21 Write Cycle No CE Controlled17, 21Data I/O Write Cycle No WE Controlled, OE LOW22 Write Cycle No BHE/BLE Controlled, OE LOW22DATAI/O Data Inputs/Outputs Mode Power Ordering InformationBHE BLE Package Diagram Ball Vfbga 6 x 8 x 1 mmPin Tsop II Issue Date Orig. Description of Change Document HistoryREV ECN no