Write Cycle No WE Controlled14, 18 | Cypress CY62158EV30 specification

CY62158EV30 MoBL→

Write Cycle No. 1 (WE Controlled)[14, 18, 19]

Notes

18.Data IO is high impedance if OE = VIH.

19.If CE1 goes HIGH or CE2 goes LOW simultaneously with WE HIGH, the output remains in high impedance state.

20.During this period, the IOs are in output state. Do not apply input signals.

Document #: 38-05578 Rev. *D

Page 7 of 11

[+] Feedback

Image 7

Contents

Champion Court San Jose , CA Document # 38-05578 Rev. *D FeaturesLogic Block Diagram Functional Description Cypress Semiconductor Corporation Pin Tsopii Pin ConfigurationsProduct Portfolio Ball Vfbga Capacitance9 Electrical Characteristics Over the Operating RangeMaximum Ratings Operating Range Data Retention Waveform Data Retention Characteristics Over the Operating RangeThermal Resistance9 AC Test Loads and Waveforms Read Cycle Parameter Description 45 ns Unit MinWrite Cycle Read Cycle No Address Transition Controlled15 Switching WaveformsRead Cycle No OE Controlled16 Write Cycle No CE1 or CE2 Controlled14, 18 Write Cycle No WE Controlled14, 18 Write Cycle No WE Controlled, OE LOW19 Inputs/Outputs Mode PowerTruth Table Ordering Information Ball Vfbga 6 x 8 x 1 mm Package Diagrams Pin Tsop II Document History Issue Date Orig. Description of Change