Truth Table, Ordering Information | Cypress CY62158EV30 specs

CY62158EV30 MoBL→

Write Cycle No. 3 (WE Controlled, OE LOW)[19]

Speed	Ordering Code	Package	Package Type	Operating
(ns)	Ordering Code	Diagram	Package Type	Range
(ns)		Diagram		Range

45	CY62158EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial

	CY62158EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)

Document #: 38-05578 Rev. *D

Page 8 of 11

[+] Feedback

Image 8

Contents

Features Logic Block Diagram Functional DescriptionCypress Semiconductor Corporation Champion Court San Jose , CA Document # 38-05578 Rev. *D Pin Configurations Product PortfolioBall Vfbga Pin Tsopii Electrical Characteristics Over the Operating Range Maximum RatingsOperating Range Capacitance9 Data Retention Characteristics Over the Operating Range Thermal Resistance9AC Test Loads and Waveforms Data Retention Waveform Write Cycle Parameter Description 45 ns Unit MinRead Cycle Read Cycle No OE Controlled16 Switching WaveformsRead Cycle No Address Transition Controlled15 Write Cycle No WE Controlled14, 18 Write Cycle No CE1 or CE2 Controlled14, 18 Inputs/Outputs Mode Power Truth TableOrdering Information Write Cycle No WE Controlled, OE LOW19 Package Diagrams Ball Vfbga 6 x 8 x 1 mm Pin Tsop II Issue Date Orig. Description of Change Document History