Cypress CY7C1215H manual ZZ Mode Timing20, DON’T Care

Models: CY7C1215H

1 15

Page 13

CY7C1215H

t ZZ

t ZZI

ISUPPLY

I DDZZ

ALL INPUTS (except ZZ)

Outputs (Q)

High-Z

t ZZREC

t RZZI

DESELECT or READ Only

Notes:

20.Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.

21.DQs are in High-Z when exiting ZZ sleep mode.

Document #: 38-05666 Rev. *B

Page 13 of 15

[+] Feedback

Image 13

Contents

Logic Block Diagram FeaturesFunctional Description1 Cypress Semiconductor CorporationSelection Guide Pin Configuration Pin TqfpCY7C1215H 166 MHz 133 MHz UnitPin Definitions Functional Overview Sleep ModeBurst Sequences First Second Third Fourth Address A1, A0 Interleaved Burst Address Table Mode = Floating or VDDNext Cycle Add. Used Adsp Adsc ADVFunction Truth Table for Read/Write2BWE BW D BW C BW B BW a Maximum Ratings Electrical Characteristics Over the Operating Range7Operating Range Ambient RangeThermal Resistance9 Capacitance9AC Test Loads and Waveforms Switching Characteristics Over the Operating Range 10 Read Cycle Timing16 Switching WaveformsWrite Cycle Timing16 CLZ Read/Write Cycle Timing16, 18DON’T Care ZZ Mode Timing20Ordering Information Package DiagramPin Tqfp 14 x 20 x 1.4 mm Document History Issue Date Orig. Description of ChangeREV ECN no