CY7C1298H
Document #: 38-05665 Rev. *B Page 16 of 16
Document History Page
Document Title: CY7C1298H 1-Mbit (64K x 18) Pipelined DCD Sync SRAM
Document Number: 38-05665
REV. ECN NO. Issue Date Orig. of
Change Description of Change
** 343896 See ECN PCI New Data Sheet
*A 430678 See ECN NXR Changed address of Cypress Semiconductor Corporation on Page# 1 from
“3901 North First Street” to “198 Champion Court”
Added 2.5VI/O option
Changed Three-State to Tri-State
Included Maximum Ratings for VDDQ relative to GND
Modified “Input Load” to “Input Leakage Current except ZZ and MODE” in the
Electrical Characteristics Table
Modified test condition from VIH < VDD to VIH < VDD
Replaced Package Name column with Package Diagram in the Ordering
Information table
*B 481916 See ECN VKN Converted from Preliminary to Final.
Updated the Ordering Information table.
[+] Feedback