Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146, Switching Waveforms continued, + Feedback

Models: CY7C132 CY7C142 CY7C136A CY7C136 CY7C146

1 15

Download 15 pages 14.88 Kb

Page 10

Image 10

Figure 10. Busy Timing Diagram No. 2 (Address Arbitration)

CY7C132, CY7C136

CY7C136A, CY7C142, CY7C146

Switching Waveforms (continued)

Figure 10. Busy Timing Diagram No. 2 (Address Arbitration)

Left Address Valid First:

tRC or tWC

ADDRESSL

ADDRESS MATCH

ADDRESS MISMATCH

tPS

ADDRESSR

tBLA

tBHA

BUSY

Right Address Valid First:

ADDRESSR

ADDRESSL

BUSYL

tRC or tWC
ADDRESS MATCH	ADDRESS MISMATCH

tPS

tBLA

tBHA

Figure 11. Busy Timing Diagram No. 3 (Write with BUSY, Slave: CY7C142/CY7C146)

R/W

BUSY

tWB

tPWE

tWH

Document #: 38-06031 Rev. *E

Page 10 of 15

[+] Feedback

Page 10

Image 10

Cypress manual CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146, Switching Waveforms continued, Left Address Valid First

Contents

CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 FeaturesLogic Block Diagram Functional DescriptionCY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 PinoutsSelection Guide Page 2 ofOperating Range Electrical CharacteristicsMaximum Ratings CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146Capacitance Switching CharacteristicsCY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 Switching CharacteristicsInterrupt Timing CY7C136A, CY7C142, CY7C146 CY7C132, CY7C136Switching Characteristics CY7C132, CY7C136 Switching WaveformsSwitching Characteristics CY7C136A, CY7C142, CY7C146Figure 7. Write Cycle No.1 OE Three-States Data I/Os-Either Port 12 Switching Waveforms continuedCY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 + FeedbackCY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 Switching Waveforms continuedFigure 9. Busy Timing Diagram No. 1 CE Arbitration CEL Valid First Figure 8. Write Cycle No. 2 R/W Three-States Data I/Os-Either Port12CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 Switching Waveforms continuedFigure 10. Busy Timing Diagram No. 2 Address Arbitration Left Address Valid FirstCY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 Interrupt Timing DiagramsSwitching Waveforms continued Figure 12. Left Side Sets INTRCY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 Figure 16. Typical DC and AC Characteristics+ Feedback Ordering Information CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146Figure 17. 52-Pin Plastic Leaded Chip Carrier Package DiagramsCY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 Figure 18. 52-Pin Plastic Quad FlatpackPSoC Solutions Sales, Solutions, and Legal InformationDocument History Page psoc.cypress.com/solutions