ZZ Mode Timing27, DON’T Care | Cypress CY7C1354CV25, CY7C1356CV25

CY7C1354CV25

CY7C1356CV25

Switching Waveforms (continued)

ZZ Mode Timing[27, 28]

CLK

ISUPPLY

ALL INPUTS (except ZZ)

Outputs (Q)

tZZ

t ZZI

I DDZZ

High-Z

DON’T CARE

t ZZREC

t RZZI

DESELECT or READ Only

Notes:

27.Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.

28.I/Os are in High-Z when exiting ZZ sleep mode.

Document #: 38-05537 Rev. *H

Page 21 of 28

[+] Feedback

Page 21

Image 21

Cypress CY7C1354CV25, CY7C1356CV25 manual ZZ Mode Timing27, DON’T Care

CY7C1356CV25, CY7C1354CV25 specifications

The Cypress CY7C1354CV25 and CY7C1356CV25 are high-performance, synchronous SRAM (Static Random Access Memory) devices designed for bandwidth-intensive applications. Both components are part of the Cypress family of low-power high-speed SRAMs, making them ideal for use in networking, telecommunications, and high-speed data processing systems.

One of the main features of the CY7C1354CV25 and CY7C1356CV25 is their wide data bus. The CY7C1354CV25 provides a 4 Megabit memory capacity with a 36-bit wide data interface, while the CY7C1356CV25 boosts this to 6 Megabits with a similarly wide data interface. This allows for high data throughput and efficiency in applications where quick access to large data sets is critical.

Both devices offer asynchronous write and synchronous read capabilities, enabling them to support pipelines and burst accesses effectively. The memory can be accessed in a single cycle, which considerably enhances performance in applications that require quick response times, such as high-speed packet processing in routers and switches.

The Cypress SRAMs are built using advanced CMOS technology, enabling low power consumption, which is essential for mobile and battery-operated devices. Their operating voltage range, typically between 2.7V and 3.6V, contributes to the low power profile while providing a high level of performance.

Moreover, both devices support a wide temperature range, making them suitable for industrial applications. They can operate in environments from -40°C to +125°C, ensuring reliability and performance under varying conditions. This makes the CY7C1354CV25 and CY7C1356CV25 particularly valuable for automotive and aerospace applications where temperature extremes can be encountered.

Cypress has enhanced the reliability of these SRAMs with features such as built-in error detection and correction capabilities. This ensures data integrity, which is crucial for mission-critical applications.

In summary, the Cypress CY7C1354CV25 and CY7C1356CV25 ensure tight integration of high capacity, speed, and reliability. With their advanced synchronous architecture, low power consumption, and broad temperature range, they represent an excellent choice for applications that demand high performance in challenging environments. These SRAM devices continue to meet the needs of modern electronic designs, making them a trusted solution in the industry.

Contents

Logic Block Diagram-CY7C1354CV25 256K x FeaturesFunctional Description1 Cypress Semiconductor Corporation Maximum Access Time Maximum Operating Current Logic Block Diagram-CY7C1356CV25 512K xSelection Guide 250 MHz 200 MHz 166 MHz Unit CY7C1354CV25 256K × Pin Configurations Pin Tqfp Pinout CY7C1354CV25 256K × Pin Configurations Ball BGA Pinout Pin Configurations Ball Fbga Pinout Pin Definitions Burst Read Accesses Single Read AccessesSingle Write Accesses Functional Overview Interleaved Burst Address Table Mode = Floating or VDD Linear Burst Address Table Mode = GNDZZ Mode Electrical Characteristics Partial Write Cycle Description2, 3, 4 Sleep ModeFunction CY7C1354CV25 BW d BW c BW b BW a Function CY7C1356CV25 BW b BW a TAP Controller Block Diagram TAP Controller State Diagram10Ieee 1149.1 Serial Boundary Scan Jtag TAP Instruction Set Bypass Register Parameter Description Min Max Unit Clock TAP TimingOutput Times Set-up Times 5V TAP AC Output Load Equivalent 5V TAP AC Test ConditionsIdentification Register Definitions Scan Register Sizes Bit # Ball ID Boundary Scan Exit Order 256K × B10 Boundary Scan Exit Order 512K ×J10 K10 Maximum Ratings Electrical Characteristics Over the Operating Range14Operating Range Range Thermal Resistance16 Capacitance16AC Test Loads and Waveforms Package 250 200 166 Parameter Description Unit Min Max Switching Characteristics Over the Operating Range 18 Read/Write Timing23, 24 Switching WaveformsADV/LD BWX DON’T Care Undefined NOP, Stall and Deselect CYCLES23, 24 CLK CEN ADV/LD BWX DON’T Care ZZ Mode Timing27 CY7C1356CV25-166BZXI Document # 38-05537 Rev. *H Ordering Information CY7C1356CV25-200BZXI Document # 38-05537 Rev. *H CY7C1356CV25-250BZXI Document # 38-05537 Rev. *H Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm Package Diagrams 90±0.05 Ball BGA 14 x 22 x 2.4 mm Ball Fbga 13 x 15 x 1.4 mm Document History ECN No Issue Date Orig. Description of Change