Cypress manual Logic Block Diagram CY7C1516JV18, Logic Block Diagram CY7C1527JV18, Doff, Clk

CY7C1516JV18, CY7C1527JV18

CY7C1518JV18, CY7C1520JV18

Logic Block Diagram (CY7C1516JV18)

22

A(21:0)

LD

K

K

DOFF

VREF

R/W

NWS[1:0]

Address Register

CLK

Gen.

Control

Logic

	Write	Write
Decode	Reg	Reg	Decode
	4M x	4M x			8
WriteAdd.	8Array	8Array	ReadAdd.	Logic
				Output	R/W
	Read Data Reg.			Control	C
					C

16
	8				8		CQ
		Reg.		Reg.
							CQ
8
		Reg.	8			8	DQ[7:0]

Logic Block Diagram (CY7C1527JV18)

22

A(21:0)

LD

K

K

DOFF

VREF

R/W

BWS[0]

Address Register

CLK

Gen.

Control

Logic

	Write	Write
Decode	Reg	Reg	Decode
	4M x	4M x			9
WriteAdd.	9Array	9Array	ReadAdd.	Logic
				Output	R/W
	Read Data Reg.			Control	C
					C

18
	9	Reg.		Reg.	9		CQ
							CQ
9
		Reg.	9			9	DQ[8:0]

Document Number: 001-12559 Rev. *D Page 2 of 26

[+] Feedback