Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1516JV18, CY7C1518JV18 Switching Waveforms, Nop, NOP Write Read, Care Undefined

Models: CY7C1527JV18 CY7C1518JV18 CY7C1516JV18 CY7C1520JV18

1 26

Download 26 pages 21.29 Kb

Page 23

Image 23

CY7C1516JV18, CY7C1527JV18

CY7C1518JV18, CY7C1520JV18

Switching Waveforms

Figure 5. Read/Write/Deselect Sequence [26, 27, 28]

NOP		READ	READ
1		2	3
K
tKH	tKL	tCYC	tKHKH
K
LD	tSC
	tSC	tHC

R/W

NOP	NOP	WRITE	WRITE	READ
4	5	6	7	8	9	10

tSA tHA

tKHCH tCLZ tCO

tHD

tSD

Q00 Q01 Q10	Q11
tCQDOH
tDOH	tCHZ
tCQD

tHD

tSD

D21

D30

D31

Q41

t KHCH

tKH tKL	tCYC	tKHKH

tCQOH

tCCQO

tCQOH

CQ#

tCCQO	tCQH	tCQHCQH

CARE

UNDEFINED

Notes

26.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

27.Outputs are disabled (High-Z) one clock cycle after a NOP.

28.In this example, if address A2 = A1, then data D20 = Q10 and D21 = Q11. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document Number: 001-12559 Rev. *D

Page 23 of 26

[+] Feedback

Page 23

Image 23

Cypress CY7C1516JV18, CY7C1518JV18, CY7C1520JV18, CY7C1527JV18 Switching Waveforms, Nop, NOP Write Read, Care Undefined

Contents

Selection Guide FeaturesConfigurations Functional Description CLK Logic Block Diagram CY7C1516JV18Logic Block Diagram CY7C1527JV18 Doff BWS Logic Block Diagram CY7C1518JV18Logic Block Diagram CY7C1520JV18 CY7C1527JV18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1516JV18 8M x CY7C1520JV18 2M x CY7C1518JV18 4M x Pin Name Pin Description Pin Definitions TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for Jtag DDR Operation Single Clock ModeFunctional Overview Echo Clocks Application ExampleDepth Expansion Programmable Impedance NWS0 NWS1 Write Cycle DescriptionsBWS0 BWS1 BWS0 BWS1 BWS2 BWS3 BWS0 Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State Diagram TCK TAP Controller Block DiagramTAP Electrical Characteristics TDI TAP Timing and Test Conditions TAP AC Switching Characteristics Instruction Codes Identification Register DefinitionsScan Register Sizes Bit # Bump ID Boundary Scan Order DLL Constraints Power Up Sequence in DDR-II SramPower Up Sequence Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics Parameter Description Test Conditions Max Unit AC Electrical CharacteristicsCapacitance Thermal Resistance DLL Timing Cypress Consortium Description 300 MHz 250 MHz UnitParameter Min Max NOP Write Read Switching WaveformsNOP Read Ordering Information Ball Fbga 15 x 17 x 1.40 mm Package Diagram REV ECN no Issue ORIG. Description of Change Date Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions

CY7C1516JV18, CY7C1527JV18

Switching Waveforms

Figure 5. Read/Write/Deselect Sequence [26, 27, 28]

NOP

READ

NOP

WRITE

READ

CQ#

CARE

UNDEFINED