CY7C1516JV18, CY7C1527JV18
CY7C1518JV18, CY7C1520JV18
Document History Page
Document Title: CY7C1516JV18/CY7C1527JV18/CY7C1518JV18/CY7C1520JV18,
Burst Architecture
Document Number:
REV. | ECN NO. | ISSUE | ORIG. OF | DESCRIPTION OF CHANGE | |
DATE | CHANGE | ||||
|
|
| |||
|
|
|
|
| |
** | 808457 | See ECN | VKN | New Data Sheet | |
|
|
|
|
| |
*A | 1273883 | See ECN | VKN | Removed tSD footnote | |
|
|
|
| Updated Logic block diagram for x18 and x36 parts | |
*B | 1462589 | See ECN | VKN/AESA | Converted from preliminary to final | |
|
|
|
| Updated IDD/ISB specs | |
|
|
|
| Changed DLL minimum operating frequency from 80MHz to 120MHz | |
|
|
|
| Changed tCYC max spec to 8.4ns | |
*C | 2189567 | See ECN | VKN/AESA | Minor | |
|
|
|
|
| |
*D | 2521072 | 06/25/08 | NXR/PYRS | Updated Logic block diagram, Changed the pin name from VSS/144M and VSS/288M | |
|
|
|
| to NC/144M and NC/288M respectively in Pin Definition table, Changed JTAG ID | |
|
|
|
| [31:29] from 001 to 000, Updated power up sequence waveform and its description, | |
|
|
|
| Changed Ambient Temperature with Power Applied from | |
|
|
|
| to +125°C” in the “Maximum Ratings “ on page 20, Added footnote #19 related to | |
|
|
|
| IDD, Changed ΘJA spec from 16.2 to 16.3, Changed ΘJC spec from 2.3 to 2.1. |
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.
Products |
| PSoC Solutions |
|
PSoC | psoc.cypress.com | General | psoc.cypress.com/solutions |
Clocks & Buffers | clocks.cypress.com | Low Power/Low Voltage | |
Wireless | wireless.cypress.com | Precision Analog | |
Memories | memory.cypress.com | LCD Drive | |
Image Sensors | image.cypress.com | CAN 2.0b | psoc.cypress.com/can |
|
| USB | psoc.cypress.com/usb |
© Cypress Semiconductor Corporation,
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal,
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: | Revised June 25, 2008 | Page 26 of 26 |
QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.
[+] Feedback